

Revisiting Timed Specification Theory II : Realisability

Chris Chilton, Marta Kwiatkowska, Xu Wang

Department of Computer Science, University of Oxford, UK

Abstract

In this paper we present an assume-guarantee specification theory (aka interface theory from [14]) for modular synthesis and verification of real-time systems with critical timing constraints. It is a further step of our earlier work [10] which achieved an elegant algebraic specification theory for real-time systems endowed with the capability to freeze time. In this paper we relinquish such (unrealisable) capability and target more realistic systems without the ability to stop time.

In comparison with related works [14, 11], we build our theory on a surprisingly simple framework of timed I/O automata enhanced with *invariant/co-invariant distinction*, which, nevertheless, suffices to specify the timed assumption and guarantee of a component w.r.t. both *safety* and *bounded-liveness* requirements. When two specifications are parallel composed, the guarantee in one specification will be matched against the assumption in the other. Any mismatch gives rise to an occurrence of *incompatibility error*.

Our theory, in a combined *process-algebraic* and *reactive-synthesis* style, provides the operations of parallel composition for system integration, logical conjunction/disjunction for viewpoint fusion and independent development, and quotient for incremental synthesis.

We show that a substitutive refinement preorder, which is a coarsening of the pre-congruence in [10], constitutes the weakest pre-congruence preserving freedom of incompatibility errors. The coarsening requires a shift in the focus of our theory to a more game-theoretical treatment, where the coarsening constitutes a reactive synthesis game named *normalisation* and is efficiently implementable by a novel local \perp -*backpropagation* algorithm.

Previously, timed concurrent games have been studied in [1, 14, 13], where one of the key concern is the removal of time-blocking strategies by applying blame assignment [13]. Our timed games also have the issue of time-blocking strategies, which may arise through the composition of spec-

ifications. However, due to our distinctively different formulation of timed games, we have found another elegant solution to the problem without blame assignment. Our solution utilises a second reactive synthesis game called *realisation*, which is dual to normalisation and implementable by the dual local \top -*backpropagation* algorithm.

Based on the timed game formulation and as a further step to previous works, we also study the *composition of synthesis games* under different operators, e.g. the distributivity of realisation over conjunction, which arises through the composition of specifications, and which can also be usefully exploited as a theoretical foundation for the compositional synthesis [16] of timed processes.

Utilising such knowledge, we achieve the complete operational definition to all the composition operators (on specifications) and prove the weakest congruence result by applying the timed strategies semantics on the set of operators.

Keywords: timed automata, timed interfaces, specification theory, assume/guarantee verification, reactive/controller synthesis, weakest congruence, substitutive refinement, conjunction, quotient

1. Introduction

Modular synthesis and verification of quantitative aspects (e.g. real-time, probability, reward, etc.) of computational and physical processes (e.g. cyber-physical systems) is an important research topic. For instance, [3] gives a general discussion and motivation of the modular approach to quantitative system design. In this programme of quantitative study, a specification of components consists of a combination of quantitative assumption and quantitative guarantee. One of the crucial criteria for the success of such a programme lies in a *unified core theory*, to which only *minimal and additive extensions* are required for addressing the different aspects, so that the amalgamation of the extensions does not entail overwhelming technical complications.

As one step of the programme, this paper targets component-based development for real-time systems with critical timing constraints, such as embedded system components, the middleware layer and asynchronous hardware. We propose a complete timed specification theory using a framework of *minimal extension of timed automata*.

The framework provides the operations of parallel composition for examining the structural behaviour of systems, logical conjunction/disjunction for viewpoint fusion and independent development, as well as quotient for incremental synthesis.

The refinement relation is defined relative to the notion of *incompatibility error*. That is, parallel composition incurs the matching up of the assumption and guarantee from different components. Any AG mismatch generates an incompatibility error (denoted by \perp) in the composed system. Refinement thus means error-free substitutivity: there is no context in which replacing a component by a refinement will introduce further incompatibility error.¹

Previously, based on the framework, [10] introduced a compositional linear-time specification theory for real-time systems, where the substitutive refinement is the weakest pre-congruence preserving incompatibility errors (for the four operations), and characterisable by a finite trace semantics. A key novelty of [10] lies in the introduction of an explicit *timestop* operation (denoted by \top) that halts the progress of the system clock.

Equipped with timestop, an environment of [10] 1) can tell two components apart by observing not only the occurrence of incompatibility errors but also the timing difference in such occurrences, and 2) can steer any component away from incompatibility errors no matter how error-prone it is. Thus, it gives rise to a finest congruence over a set of fully defined operators (esp. conjunction and quotient) as well as a greatly simplified theory.

While timestop is appropriate for a restricted class of applications, such as embedded systems and circuit design [20], there are cases where the operation of stopping the system clock is neither meaningful nor implementable. Similar observations have also been made in the works on concurrent timed games [1, 14, 13], where there is no explicit timestop operation but the use of implicit timestop by time-blocking strategies is considered unrealistic for winning games. Thus, it is desirable to consider systems without explicit or implicit timestops, which we call *realisable systems*.

For realisable systems, components, not substitutively-equivalent according to [10], can become equivalent under realisability. This is a consequence of the environment losing the power to observe the timing difference in error

¹Note that the existence of incompatibility errors does not mean that the composed system is un-usable; an environment can still usefully exploit the system by only exercising the parts of its behaviours insulated from the incompatibility errors, as has been well explained in [14].

occurrences (see the example in Figure 6). Thus, we need a new substitutive refinement preorder, which is a coarsening of the pre-congruence in [10].

To best characterise the coarsening, our theory needs a shift in focus to a more game-theoretical treatment², where the coarsening constitutes a reactive synthesis game called *normalisation*, and is efficiently implementable by a novel local \perp -*backpropagation* algorithm which repeatedly removes incompatibility errors from a system. The \perp -*backpropagation* algorithm is strictly more aggressive (i.e. classifying more states as winning states) than the classical timed reactive synthesis algorithms [1, 7] and is crucial for our weakest congruence results.

Furthermore, similar to timed concurrent games [14, 13], where one of the key concern is the removal of time-blocking strategies by applying blame assignment, it is also crucial in our framework to remove timestopping behaviours since specification composition (e.g. conjunction and quotient) may generate new unrealisable behaviours. However, unlike [14, 13], our framework does not use blame assignment to remove unrealisable behaviours. Rather, we have found a different elegant solution based on a dual reactive synthesis game to normalisation called *realisation*, largely thanks to our different formulation of timed games. Realisation can be efficiently implemented by the dual \top -*backpropagation* algorithm.

Furthermore, unlike previous works on timed concurrent games [1, 14, 13, 7, 11], which mostly concentrating on studying a single game, our work also studies the composition of games under different operators. That is, each specification is embedded with a pair of synthesis games. When specifications are composed, we need to understand how the synthesis games interact or interfere with one another across specification boundary and how should we define the composition of such games correctly. This will form a basis for both the compositional synthesis of timed processes and the full operational definition of specification composition operators.

Finally, some further contributions of our theory lie in 1) the process-algebraic techniques of deriving process composition operation from state composition operation via *state-to-process lifting*, enabling the transfer of algebraic properties from the state composition level to the process composi-

²In contrast, our early work [10] is based predominantly on a process-algebraic and trace-theoretical framework, where the timed game part plays only the supportive role for providing a general setting to timed strategies semantics.

tion level, 2) the robust and intuitive *timed-strategies* characterisation of the refinement and operators, which serves as a simple correctness proof to the operator definitions, 3) the linear-time (i.e. double trace sets) characterisation of the refinement and operators, which supports the explicit separation of assumption and guarantee and interfaces well with automata and learning techniques, and 4) the elegant minimal extension of timed automata that can distinguish, for the first time, the roles of I/O transition guards and invariant/co-invariant as specifying resp. timed safety/liveness assumptions/guarantees, thus making our TIOAs an appealing model for practical application of timed AG reasoning.

Outline. Section 2 introduces a minimal extension of timed automata as our formal framework, i.e. timed I/O automata (TIOA) and timed I/O transition systems (TIOTS). Based on TIOTSs, we introduce 1) the \perp state and the auto- \perp /semi- \perp states as incompatibility errors in closed systems and open systems resp., and 2) the auto- \top and semi- \top states as explicit and implicit timestep. Based on \top - and \perp -completed TIOTSs, we define the parallel composition operator using the state-to-process lifting technique.

Section 3 introduces our formulation of timed I/O games, consisting of three players, system, environment and coin. Then we define game rules and strategies and show that the parallel composition of specifications can be reduced to strategy composition. Finally we define refinement as error-free substitutivity and give the corresponding strategy characterisation via a so-called determinisation procedure that converts imperfect-information games into perfect information games.

Section 4 introduces the concept of realisable specifications as well as the coarsened refinement. Then, we introduce the timed synthesis game called *normalisation* and shows that auto- \perp /semi- \perp states are localised version of \perp -winning states in such games. Finally, using the normalised strategies, we illustrate what the expected semantics is for the operators like conjunction, disjunction and quotient.

Section 5 gives the operational definition of the operators using a combined process-algebraic and reactive-synthesis style. We first give the process-algebraic definitions (i.e. state-to-process lifting) for the restricted cases when operands are all normalised, and show 1) that the composition under conjunction and quotient may generate new unrealisable (i.e. time-blocking) strategies that is removable by another reactive-synthesis game called *realisation*, and 2) that semi- \top /auto- \top states are localised version of the \top -winning

states for the realisation game.

Then we give the reactive-synthesis operational definitions for the general cases when specifications are not normalised. We study how the synthesis games interfere with each other across the specification boundary under different operators. We prove results like the distributivity of normalisation/realisation over operations like conjunction, quotient, and determinisation.

Finally, Section 6 uses a case study to illustrate how we can use our novel backpropagation to synthesise controllers that can steer a component away from undesirable behaviours. Related work is considered in Section 7, while we conclude and suggest future work in Section 8.

2. Minimal TA Extension for Timed Specifications

In this section we introduce our timed framework, i.e. *timed I/O automata* (TIOA) and *timed I/O transition systems* (TIOTS). Our framework has significant differences from the timed models defined by previous works [17, 14, 11]. The distinction mostly lies in that our models are specially designed to support the *mixed assume/guarantee specifications of components*. That is, given a component, we specify both its system guarantee and environmental assumption, which are combined and mixed to be represented by a single automata. In this respect our specifications are similar to timed interfaces proposed by [14].

The origin of our framework appeared earlier in our work [10]. However, the version presented in this section contains important technical extension as well as presentation improvements.

2.1. Timed I/O Automata

Specifications in our theory are modelled by timed I/O transition systems, which can be compactly represented as timed I/O automata under certain restrictions.

Clock constraints. Given a set X of real-valued clock variables, a *clock constraint* over X , $cc : CC(X)$, is a boolean combination of atomic constraints of the form $x \bowtie d$ and $x - y \bowtie d$, where $x, y \in X$, $\bowtie \in \{\leq, <, =, >, \geq\}$, and $d \in \mathbb{N}$.

Definition 1. A timed I/O automaton (TIOA) is a tuple $(C, I, O, L, l^0, AT, Inv, coInv)$, where:

- $C \subseteq X$ is a finite set of clock variables (ranged over by x, y , etc.)
- $A = I \uplus O$ is a finite alphabet (ranged over by a, b , etc.) consisting of the inputs I and outputs O
- L is a finite set of locations (ranged over by l, l' , etc.)
- $l^0 \in L$ is the initial location
- $AT \subseteq L \times CC(C) \times A \times 2^C \times L$ is a set of action transitions
- $Inv : L \rightarrow CC(C)$ and $coInv : L \rightarrow CC(C)$ assign invariants and co-invariants to states, each of which is a downward-closed clock constraint.

In the rest of the paper we use $l \xrightarrow{g,a,rs} l'$ as a shorthand for $(l, g, a, rs, l') \in AT$. $g : CC(C)$ is the enabling guard of the transition, $a \in A$ the action, and rs the subset of clock variables to be reset.

Our TIOAs are an extension of timed automata that distinguish *input from output* and *invariant from co-invariant*. They are designed for the assume/guarantee specification of timed components, and can be regarded as a simplification of the timed interface automata of [14]. In our framework, a specification is a combination of the timing assumptions made by the component on the inputs issued by the environment *along with* the timing guarantees provided by the component on its outputs. Specifically:

- Guards on output transitions express *safety timing guarantees*. The component guarantees that an output will only be fired at a point in time when it is allowed by a guard.
- Guards on input transitions express *safety timing assumptions*. The component assumes that the environment will only issue an input at a time when it is allowed by a guard.
- An invariant (at a location) expresses *liveness timing guarantees*. The system guarantees that some output will be fired before the time bound specified by the invariant has been exceeded.
- A co-invariant expresses *liveness timing assumptions*. The component assumes that the environment will issue some input before the time bound specified by the co-invariant has been exceeded.




Figure 1: Job scheduler and printer controller.

Example. Figure 1 depicts TIOAs representing a job scheduler together with a printer controller. The invariant at location A of the scheduler forces a *bounded-liveness guarantee* on outputs in that location: as time must be allowed to progress beyond $x = 100$, the *start* action must be fired before x exceeds 100. After *start* has been fired, the clock x is reset to 0 and the scheduler waits (possibly indefinitely) for the job to *finish*. In the case that the job does finish, the scheduler expects this to take place only at a time point satisfying $5 \leq x \leq 8$ (i.e. *safety assumption*).

The controller waits for the job to *start*, after which it will wait exactly 1 time unit before issuing *print* (forced by the invariant $y \leq 1$ on state 2 and the guard $y = 1$ on the *print!* transition, acting together as a combined liveness and *safety guarantee*). Then, the controller requires the printer to acknowledge the job as having been *printed* within 10 time units (i.e. co-invariant $y \leq 10$ in state 3 acting as *bounded-liveness assumption*). After receiving the acknowledgement, the controller must indicate to the scheduler, within 5 time units, that the job has *finished*.

2.2. Timed I/O Transition Systems

Formally, the semantics of TIOAs are given by a minimal extension of timed transition systems, which are a special class of infinite labelled transition systems enhanced with two distinguished states \top and \perp .

Definition 2. A timed I/O transition system (TIOTS) is a tuple $\mathcal{P} = \langle I, O, S, s^0, \rightarrow \rangle$, where I and O are the input and output actions respectively, $S = (L \times \mathbb{R}^C) \uplus \{\perp, \top\}$ is a set of states, $s^0 \in S$ is the designated initial state, and $\rightarrow \subseteq S \times (I \uplus O \uplus \mathbb{R}^{>0}) \times S$ is the action and time-labelled transition relation.

Plain states. A *clock valuation* over C is a map t that assigns to each clock variable x in C a real value from $\mathbb{R}^{\geq 0}$. A state of the TIOTS is a pair drawn from $L \times \mathbb{R}^C$ (i.e. the location and clock valuation pair), which we refer to as the set of *plain states*.

In addition, we introduce two special states \perp and \top . These can be explained from a game-theoretic perspective. \perp represents the violations of the assumptions on the environment, while \top represents the violations of the guarantees by the system. Therefore, the system tries to avoid \top , while the environment tries to avoid \perp . The trivial TIOTS with \top (resp. \perp) as the initial state is called the \top -TIOTS (resp. \perp -TIOTS).

Notation. In the rest of the paper we use p, p', p_i to range over plain states $P = L \times \mathbb{R}^C$ while s, s', s_i range over S . Furthermore we define $tA = I \uplus O \uplus \mathbb{R}^{>0}$ to be the set of *timed actions*, $tI = I \uplus \mathbb{R}^{>0}$ to be the set of *timed inputs*, and $tO = O \uplus \mathbb{R}^{>0}$ to be the set of *timed outputs*. Symbols like α, β , etc. are used to range over tA .

A *timed trace* (ranged over by tt, tt', tt_i etc.) is a finite mixed sequence of positive real numbers ($\mathbb{R}^{>0}$) and visible actions such that *no two numbers are adjacent to one another*. For instance, $\langle 0.33, a, 1.41, b, c, 3.1415 \rangle$ is a timed trace denoting the observation that action a occurs at 0.33 time units, then another 1.41 time units elapse before the simultaneous occurrence of b and c , which is followed by 3.1415 time units of no event occurrence. The empty trace is denoted by ϵ . An infinite timed trace is an infinite such sequence.

We use $l(tt)$ to indicate the duration of tt , which is obtained as the sum of all the reals in tt , and use $c(tt)$ to count the number of action occurrences along tt . Concatenation of timed traces tt and tt' , denoted $tt \frown tt'$, is obtained by appending tt' onto tt and coalescing adjacent reals (summing them). For instance, $\langle a, 1.41 \rangle \frown \langle 0.33, b, 3.1415 \rangle = \langle a, (1.41+0.33), b, 3.1415 \rangle = \langle a, 1.74, b, 3.1415 \rangle$.

Prefix/extension are defined as usual by concatenation. We write $tt \upharpoonright tA_0$ for the projection of tt onto timed alphabet tA_0 , which is defined by removing from tt all actions not inside tA_0 and summing up adjacent reals.

Determinism and Non-zenoness. We say a TIOTS is *deterministic* iff there is no ambiguous transition, i.e. $s \xrightarrow{\alpha} s' \wedge s \xrightarrow{\alpha} s''$ implies $s' = s''$. It is *time additive* providing $p \xrightarrow{d_1+d_2} s'$ iff $p \xrightarrow{d_1} s$ and $s \xrightarrow{d_2} s'$ for some s .

For a TIOTS \mathcal{P} , we use $p \xRightarrow{tt} p'$ to denote a finite execution starting from p that produces trace tt and leads to p' . Similarly, we can define infinite

executions which produce infinite traces on \mathcal{P} . An infinite execution is *zeno* iff the action count is infinite but duration is finite.

We say a TIOTS \mathcal{P} is *non-zeno* providing no plain execution is zeno. \mathcal{P} is *strongly non-zeno* iff there exists some $k \in \mathbb{N}$ s.t., for all plain executions $p \xRightarrow{tt} p'$, it holds that $l(tt) = 1$ implies $c(tt) \leq k$. Here, we say a finite or infinite execution is a *plain execution* iff the execution only visits plain states.

Assumption on TIOTSs. We only consider non-zeno time-additive TIOTSs in this paper. For technical convenience (e.g. ease of defining time additivity and trace semantics), the definition of TIOTSs requires that \top and \perp are *chaotic states*, i.e. a state in which the set of outgoing transitions are all self-loops, one for each $\alpha \in tA$.

The strong non-zenoness is not an assumption of our theory. But with this additional requirement we can show that the synthesis and verification theory in this paper is fully automatable.

2.3. From TIOAs to TIOTSs

In this section we show how to derive a TIOTS that represents the semantics of a TIOA.

\top/\perp completion. We first introduce two semantics-preserving transformations on TIOTSs, which give an explicit representation for assumption and guarantee violations. The *\perp -completion* of a TIOTS \mathcal{P} , denoted \mathcal{P}^\perp , adds an a -labelled transition from p to \perp for every $p \in P (= L \times \mathbb{R}^C)$ and $a \in I$ s.t. a is not enabled at p .³ The *\top -completion*, denoted \mathcal{P}^\top , adds an α -labelled transition from p to \top for every $p \in P$ and $\alpha \in tO$ s.t. α is not enabled at p . This coincides with our game-based interpretation of \top and \perp , since:

1. a disabled input at a plain state is represented as an input transition to \perp (assumption violation)
2. a disabled output at a plain state is represented by an output transition from that state to \top (guarantee violation)
3. a disabled delay is represented by a delay transition to \top (guarantee violation).

³ \perp -completion will make a TIOTS *input-receptive*, i.e. input-enabled at all states.

The mapping of disabled delays to \top looks surprising, since time is neither controlled by the system or environment. Our bias towards \top is due to a decision made relating to urgency semantics.

In classical semantics without I/O distinction, if a state has no delay transition enabled, then some action becomes urgent for firing. For I/O systems, if a state has no enabled delay transition, we have to choose either the inputs or the outputs (enabled at that state) to become urgent.

The above mapping of disabled delays to \top implies we choose to make outputs urgent, since the pending \top (guarantee violation) implies the system cannot let time pass and so must fire with urgency other transitions under its control (i.e. an output transition).

\top/\perp *removal*. The inverse operations of \top/\perp completion, called \top/\perp *removal*, are also semantic-preserving transformations. For instance, \top -removal removes all output and delay transitions from plain states to \top in the TIOTSs.

We can now give the execution semantics of TIOAs in term of \top/\perp -removed TIOTSs, since it will make the mapping simpler.

Clock valuation. We say a clock valuation t satisfies a clock constraint cc , written $t \in cc$, if cc evaluates to true under valuation t . $t + d$ denotes the valuation derived from t by increasing the assigned value on each clock variable by $d \in \mathbb{R}^{\geq 0}$ time units. $t[rs \mapsto 0]$ denotes the valuation obtained from t by resetting the clock variables in rs to 0. Sometimes we use 0 for the clock valuation that maps all clock variables to 0.

Definition 3. *The semantic mapping of a TIOA \mathcal{P} is a TIOTS $\langle I, O, S, s^0, \rightarrow \rangle$ with:*

- *set of states $S = (L \times \mathbb{R}^C) \uplus \{\perp, \top\}$*
- *initial state $s^0 = \top$ providing $0 \notin \text{Inv}(l^0)$, $s^0 = \perp$ providing $0 \in \text{Inv}(l^0) \wedge \neg \text{coInv}(l^0)$ and $s^0 = (l^0, 0)$ providing $0 \in \text{Inv}(l^0) \wedge \text{coInv}(l^0)$,*
- *a transition relation $\rightarrow \subseteq S \times (I \uplus O \uplus \mathbb{R}^{>0}) \times S$ being the smallest (time-additive) relation such that:*
 1. \top and \perp are chaotic states,
 2. *If $l \xrightarrow{g, a, rs} l'$, $t' = t[rs \mapsto 0]$, $t \in \text{Inv}(l) \wedge \text{coInv}(l) \wedge g$, then:*
 - (a) *plain action: $(l, t) \xrightarrow{a} (l', t')$ providing $t' \in \text{Inv}(l') \wedge \text{coInv}(l')$*

- (b) magic action: $(l, t) \xrightarrow{a} \top$ providing $t' \in \neg \text{Inv}(l')$ and $a \in I$
- (c) error action: $(l, t) \xrightarrow{a} \perp$ providing $t' \in \text{Inv}(l') \wedge \neg \text{coInv}(l')$ and $a \in O$.
- 3. plain delay: $(l, t) \xrightarrow{d} (l, t + d)$ if $t, t + d \in \text{Inv}(l) \wedge \text{coInv}(l)$
- 4. time-out delay: $(l, t) \xrightarrow{d} \perp$ if $t \in \text{Inv}(l) \wedge \text{coInv}(l)$ and $t + d \in \text{Inv}(l) \wedge \neg \text{coInv}(l)$.⁴

In TIOAs we do not have explicit \top and \perp . This is because we interpret a configuration (l, t) as \top if t violates the invariant in location l and we interpret a configuration (l, t) as \perp if t violates the co-invariant in location l (while the invariant holds). The two types of configurations are collectively called *illegal configurations*. Sometimes we simply represent a location with true as the invariant and false as co-invariant by \perp . Dually, we have a \top location.

The TIOTS attempts to track the configuration of the TIOA, and directly maps the illegal configurations to \top and \perp . Furthermore, our TIOTS does not contain transitions that are \top/\perp -removable. As a consequence, only output and delay transitions go to \perp and only input transitions go to \top .

Note that our interpretation gives *priority to the invariant* (cf the occurrences of the condition $\text{Inv} \wedge \neg \text{coInv}$ in the above definition). If a delay exceeds the invariant bound before exceeding the co-invariant bound, the delay transition goes to \top , which is modelled as a disabled transition; if a delay exceeds the co-invariant bound before exceeding the invariant bound, the delay transition goes to \perp (i.e. *time-out delay*). However, if a delay exceeds both bounds simultaneously, the delay transition goes to \top (i.e. as a disabled transition).

2.4. Parallel composition

In the rest of the paper, we will develop our theory on top of TIOTSs, which are endowed with a richer repertoire of semantic machinery.⁵ In particular, we will use \top/\perp -completed TIOTSs extensively, since the nice duality possessed by \top/\perp -completed TIOTSs can simplify our presentation a lot.

⁴Note that by time additivity and the chaotic nature of \perp : $p \xrightarrow{d} \perp$ implies $p \xrightarrow{d'} \perp$ for all $d' \geq d$.

⁵Furthermore, we will not restrict ourselves to TIOTSs mapped from TIOAs.




Figure 2: Parallel composition illustrated

But, from time to time, we will also use \top/\perp -removed TIOTSs or even \top/\perp -free TIOTSs, because, without \top and \perp , the TIOTSs are essentially classical I/O transition systems [17, 25], enabling us to tap into classical semantics.

Therefore, we will freely switch between the two levels of semantics in the sequel: \top/\perp -completed TIOTSs and \top/\perp -removed TIOTSs. Sometimes, when defining a new construct, the intuition is strong and clear on one level, but not on the other. So we will formulate the construct on the former and then extrapolate into the latter.

Let us start with the parallel composition operator, the most important operator in a specification theory. We will define the operator on top of \top/\perp -completed TIOTSs. But the intuition comes from the definitions with classical semantics.

The example $A \parallel B$ of untimed I/O transition systems⁶ in Figure 2 shows the case of parallel composition of two processes, one with output a disabled and the other with input a enabled. According to classic semantics, this will produce an output which is disabled. If we move the example into the level of \top/\perp -completed TIOTSs (i.e. $A' \parallel B'$), this means \top in parallel with a plain state gives rise to the product state \top (i.e. $\top \parallel p = \top$). Similarly, if we have two processes $C \parallel D$, on which input a is disabled on one process and output a is enabled on the other, then their parallel composition should generate an output action leading to err , which if mapped into the level of \top/\perp -completed TIOTSs gives rise to $\perp \parallel p = err$. The err state models *error-trapping* states like those employed in the mechanisms of exception

⁶Convention: plain states are unmarked while the \top and \perp states are marked by \top and \perp resp. To simplify drawing, multiple copies of \top and \perp are allowed but the self-loops on them are omitted.

or timeout. Since we cannot interpret *err* as \top , the only option left is to interpret it as \perp . This gives rise to our definition of the parallel composition.

Parallel composition. Starting with the parallel composition operator, this paper will introduce a series of four operators for process composition, all of which are a variant of the synchronised product operator. In order to obtain a modular structure and factor out the variations amongst operators, we adopt a two-step approach. In the first step we define a state composition operator and an alphabet composition operator. In the second step, we use the *state-to-process lifting technique*, defined as a generic synchronised product operator, to lift the composition to the process level.

A *generic synchronised product* operation \prod_{\otimes} is a binary process composition operation parameterised by another binary *polymorphic* operation \otimes . That is, \otimes needs to be defined both as a *state composition* operation and as an *alphabet composition* operation.

State-to-process lifting. Given two \top/\perp -completed TIOTS, $\mathcal{P}_i = \langle I_i, O_i, S_i, s_i^0, \rightarrow_i \rangle$ for $i \in \{0, 1\}$, satisfying $S_0 \cap S_1 = \{\perp, \top\}$, $\mathcal{P}_0 \prod_{\otimes} \mathcal{P}_1$ gives rise to a new \top/\perp -completed TIOTS $P = \langle I, O, S, s^0, \rightarrow \rangle$ s.t. $(I, O) = (I_0, O_0) \otimes (I_1, O_1)$, $S = (P_0 \times P_1) \uplus P_0 \uplus P_1 \uplus \{\top, \perp\}$, $s^0 = s_0^0 \otimes s_1^0$ and \rightarrow is the smallest relation containing $\rightarrow_0 \cup \rightarrow_1$,⁷ and satisfying the rules:

$$\frac{p_0 \xrightarrow{\alpha}_0 s'_0 \quad p_1 \xrightarrow{\alpha}_1 s'_1}{p_0 \otimes p_1 \xrightarrow{\alpha} s'_0 \otimes s'_1} \quad \frac{p_0 \xrightarrow{a}_0 s'_0 \quad a \notin A_1}{p_0 \otimes p_1 \xrightarrow{a} s'_0 \otimes p_1} \quad \frac{p_1 \xrightarrow{a}_1 s'_1 \quad a \notin A_0}{p_0 \otimes p_1 \xrightarrow{a} p_0 \otimes s'_1}$$

The parallel composition operation is an instantiation of the generic synchronised product by the polymorphic operation \parallel , i.e. \prod_{\parallel} . The associated interpretation of $s_0 \parallel s_1$ is supplied in Table 1 while $(I_0, O_0) \parallel (I_1, O_1)$ is defined to be $((I_0 \cup I_1) \setminus (O_0 \cup O_1), O_0 \cup O_1)$ under the assumption that $O_0 \cap O_1 = \{\}$, i.e. \mathcal{P}_0 and \mathcal{P}_1 have *\parallel -composable alphabets*.

In Table 1 the \parallel -product state is in \top (or \perp) if one of the component states is in \top (or \perp). If they are simultaneously (i.e. one each) in \top and \perp , \top will have priority and the product will be \top .⁸

⁷Containment of $\rightarrow_0 \cup \rightarrow_1$ is not required for parallel composition definitions but is so for conjunction and disjunction definitions in the sequel.

⁸If the TIOTSs are derived from TIOAs with disjoint clocks, then we define $p_0 \times p_1$ for plain states $p_i = (l_i, t_i)$ with $i \in \{0, 1\}$ as $((l_0, l_1), t_0 \uplus t_1)$.

\parallel	\top	p_0	\perp
\top	\top	\top	\top
p_1	\top	$p_0 \times p_1$	\perp
\perp	\top	\perp	\perp

Table 1: State \parallel -product.

The definition of the parallel operator can be lifted to TIOAs (c.f. Appendix A).

2.5. Incompatibility errors and timelocks

When two components are composed, the parallel composition automatically checks whether the guarantees provided by one component meet the assumptions required by the other. For instance, the arrival of an input at a location and time of a component when it is not expected (i.e. the input is disabled at the location and time) triggers a *safety error* (aka exception) in the parallel composition. Or the non-arrival of an expected input at a location before its timeout (specified by the co-invariant) triggers a *bounded-liveness error* (aka timeout) in the parallel composition.

Formally, we have two possible ways to characterise the incompatibility errors (i.e. exception and timeout), one based on closed systems while the other on open systems.

For closed systems, it is obvious that safety errors are simply actions (i.e. output) transitions leading to \perp , while bounded-liveness errors are delay transitions leading to \perp . Thus a closed system is free of incompatibility errors iff it is free of \perp , i.e. \perp is not reachable in the system. This characterisation is very robust, working for both the theory with the timestop capability and the theory without. Actually, we will use it as a basis for defining the refinement relations in both theories. The first refinement will be used as an stepping stone to build the second one.

For open systems, however, the characterisation is less obvious. Below we use detailed analysis of two examples to illustrate incompatibility errors. Note that the open-system characterisation is only meaningful for the theory without the capability to stop time. For the theory with timestop capability, since an environment can use \top to steer any component out of \perp , it is not meaningful to examine incompatibility errors before a system is fully closed.

Examples: exception. Figure 3 shows the parallel composition of the job scheduler with the printer controller (c.f. Appendix A). In the transition




Figure 3: Parallel composition of the job scheduler and printer controller.




Figure 4: Bounded liveness error.

from $B4$ to $A1$, the guard combines the effects of the constraints on the clocks x and y . As *finish* is an output of the controller, it can be fired at a time when the scheduler is not expecting it, meaning that an exception is raised due to safety errors. This is indicated by the transition to \perp when the guard constraint $5 \leq x \leq 8$ is not satisfied.

Technically speaking, an exception is modelled by $\text{auto-}\perp$. We say a plain state p is an *auto- \perp state* iff $p \xrightarrow{a} \perp$ for some $a \in O$. Obviously $\text{auto-}\perp$ is insensitive to \perp -removal.

Intuitively, an exception is an *uncontrollable* (i.e. by the environment) action transition to \perp , i.e. the system can independently execute the action transition and go to \perp no matter how the environment behaves. In contrast, a TIOTS might also have *controllable* action transitions to \perp , e.g. input transition to \perp , whose occurrence depends more on the environment than the system.

Examples: timeout. Another example to show bounded-liveness errors is given in Figure 4. In the closed system $\mathcal{P} \parallel \mathcal{Q}$, at location $B2$ the system is free to choose either output *finish* after $y \geq 2$ or delay until $x > 3$. If it chooses the latter, \mathcal{P} component will time out in location B and the system will enter \perp . Note that the timeout here is due to the fact that the urgency

requirement at location 2 of \mathcal{Q} (i.e. $y \leq 4$) is weaker than the timeout bound set at location B of \mathcal{P} (i.e. $x \leq 3$). (If it is otherwise, the invariant at $B2$ will preempt the co-invariant at $B2$ and eliminate the possibility of timeout.)

Technically speaking, a timeout is modelled by $\text{semi-}\perp$. We say a plain state p is a *semi- \perp state* iff 1) all input transitions in p or any of its time-passing successors lead to \perp , and 2) there exists $d \in \mathbb{R}^{>0}$ s.t. $p \xrightarrow{d} \perp$. Thus a $\text{semi-}\perp$ represents a point in time from which on the environment has no safe input that it can use to interrupt the system's delay process into \perp . Our definition is based on \top/\perp -complete TIOTSs. It is easy to see $\text{semi-}\perp$ is not affected by \perp -removal. Thus we can extrapolate the definition onto \top/\perp -removed TIOTSs as well.

Intuitively, a timeout is an *uncontrollable* delay transition to \perp , i.e. the system can independently execute the delay transition and go to \perp no matter how the environment behaves. In contrast, a TIOTS might also have *controllable* delay transitions to \perp , e.g. delay transition to \perp with input exits, where the environment can interrupt the delay process by inputting at the proper moment. In Section 4 we will use timed games to formalise these intuitions.

For open systems, a \perp -free TIOTS is free of $\text{auto-}\perp$ but is not necessarily free of $\text{semi-}\perp$. Indeed, \perp -freedom here is neither a sufficient nor necessary condition for an open system to be free of incompatibility errors, which, instead, corresponds (informally) to a system free of $\text{auto-}\perp$ and $\text{semi-}\perp$. A more formal definition will have to wait until Section 4.

Similarly to equating \perp to the error-trapping state of classical I/O systems, we can also explain \top within the classical I/O framework (i.e. without relying on intuitions like assumption/guarantee violations) by augmenting it with a *timestop* state. Timestop models the operation of stopping the system clock and in our context means the freezing of global time. We equate \top to timestop. Thus, \top represents the *magic moment* from which the global time (or the whole system) stops elapsing (or running), consequently eliminating, once and for all, all subsequent possibility of errors. From an environment's point of view we assume that \top refines plain states, which in turn refine \perp . Timestop can explain the behaviour of \top in parallel composition: the equation $\perp \parallel \top = \top$ holds because time stops exactly at the moment the error-trapping mechanism is triggered, so the resulting state is a timestop,

rather than \perp .

Dual to $\text{auto-}\perp$ and $\text{semi-}\perp$, we can also define notions like $\text{auto-}\top$ and $\text{semi-}\top$. We say a plain state p in a \top/\perp -complete TIOTS is an *auto- \top* iff $p \xrightarrow{a} \top$ for some $a \in I$. We say a plain state p is a *semi- \top* iff 1) all output transitions in p or any of its time-passing successors lead to the \top state, and 2) there exists $d \in \mathbb{R}^{>0}$ s.t. $p \xrightarrow{d} \top$.

We cannot fully explain the intuitions behind $\text{auto-}\top$ at this stage. But, for $\text{semi-}\top$, it models a generalisation of timelock to open systems. Here we need to switch back to \top -removed semantics for TIOTSs, where the intuition of timelock is clearer.

On a closed (\top -removed) TIOTS, the definition of timelock coincides with that on classical TAs⁹ (i.e. TAs without I/O distinction). We call a plain state p a *timelock* if 1) no *action* transition is enabled in p or any of its time-passing successors, and 2) there exists $d \in \mathbb{R}^{>0}$ s.t. d is not enabled in p .

Semi- \top as timelock for open systems. The definition of $\text{semi-}\top$ can be specialised for \top -removed TIOTSs. We say a plain state p is a *semi- \top* iff 1) no *output* transition is enabled in p or any of its time-passing successors, and 2) there exists $d \in \mathbb{R}^{>0}$ s.t. d is not enabled in p . Obviously $\text{semi-}\top$ is a generalisation of timelock to open systems, which models the scenario that the component has no option but to stop the progress of time if the environment does not intervene in time.

Like the case for \perp -freedom, a \top -free TIOTS is free of $\text{auto-}\top$ but is not necessarily free of $\text{semi-}\top$. Thus, timelock is independent of timestop, which confer on the component an *implicit capability* to stop time.

Before moving on to the next section, we make a few observations as summary:

- We model errors arising from assumption/guarantee mismatches by $\text{auto-}\perp$ and $\text{semi-}\perp$ states and we model timelock by $\text{semi-}\top$.
- When two components are composed in parallel, new errors will be generated but no new timelock (or $\text{auto-}\top$) will be generated.

⁹Due to our non-zenoness assumption, our timelock can be shown to be a local and strengthened version of the timelock defined as in [2].

- This non-duality in the effect of parallel composition is largely due to the non-symmetric treatment of input and output in the parallel composition: the synchronisation of an input and an output gives rise to an output. For example, in Figure 4, the component \mathcal{P} in location B is not a semi- \perp since it has an outgoing input transition *finish*. But, after parallel composition, the input becomes output and $B2$ contains a semi- \perp .

3. Timed I/O Games and Refinement

We have used game-based intuitions to introduce \top and \perp as assumption and guarantee violations resp. Now let us elaborate further and formalise the timed-game framework, whereby the *component* and an *environment*, controlling timed outputs and inputs, respectively, play a \top/\perp -reachability game in which the component tries to avoid reaching \top , while the environment tries to avoid reaching \perp . Previously there have been works on timed game framework [7, 14]. But our formulation has important differences (cf the discussion at the end of Section 5.2).

3.1. Timed I/O Games

In our timed I/O game, a TIOTS encodes the set of strategies possible for the component in the game. An *environment* for a TIOTS \mathcal{P} is any TIOTS \mathcal{Q} such that \mathcal{P} and \mathcal{Q} have *complementary* alphabets, meaning $I_{\mathcal{P}} = O_{\mathcal{Q}}$ and $O_{\mathcal{P}} = I_{\mathcal{Q}}$. \mathcal{Q} encodes the environmental strategies.

The formal definition of (timed) strategies is given below:

- A *strategy* \mathcal{G} is a deterministic tree TIOTS¹⁰ s.t. each plain state in \mathcal{G} is ready to accept all possible inputs by the environment, but allows a single move (delay or output) by the component.

That is, the set of enabled timed actions in any state p of \mathcal{G} is $I \uplus mv_{\mathcal{G}}(p)$, where $mv_{\mathcal{G}}(p)$ is the enabled component move, being either $\{a\}$ for

¹⁰We say an acyclic TIOTS is a *tree* if 1) there does not exist a pair of transitions in the form of $p \xrightarrow{a} p''$ and $p' \xrightarrow{d} p''$, 2) $p \xrightarrow{a} p'' \wedge p' \xrightarrow{b} p''$ implies $p = p'$ and $a = b$ and 3) $p \xrightarrow{d} p'' \wedge p' \xrightarrow{d} p''$ implies $p = p'$.

some $a \in O$ or a time interval¹¹. The time interval here can be either infinite, i.e. $(0, \infty)$, or finite, i.e. $(0, d]$ for some $d \in \mathbb{R}^{>0}$. (Note that $(0, d]$ is the set of all enabled delay at a state. Thus, due to time additivity, d should be the maximal delay allowable by the strategy TIOTS from that state. In another word, the move proposed at the new state after firing d must be an action move, say a .¹²)

- Given TIOTSs \mathcal{P} and \mathcal{P}' with *identical alphabets* (i.e. $O = O'$ and $I = I'$), we say \mathcal{P} is a *partial unfolding* [24] of \mathcal{P}' if there exists a function $f : S_{\mathcal{P}} \rightarrow S_{\mathcal{P}'}$ such that 1) f maps \top to \top , \perp to \perp and plain states to plain states, and 2) $f(s_{\mathcal{P}}^0) = s_{\mathcal{P}'}^0$ and $p \xrightarrow{\alpha}_{\mathcal{P}} s \Rightarrow f(p) \xrightarrow{\alpha}_{\mathcal{P}'} f(s)$.
- We say a TIOTS \mathcal{P} *contains* a strategy \mathcal{G} if \mathcal{G} is a partial unfolding of $(\mathcal{P}^{\perp})^{\top}$.
- We say a simple-path TIOTS¹³ L is a *run* of \mathcal{P} if L is a partial unfolding of \mathcal{P} .

The set of strategies¹⁴ contained in \mathcal{P} is denoted as the extension $[\mathcal{P}]$. Since it makes little sense to distinguish strategies that are isomorphic, we will freely use strategies to refer to their isomorphism classes and write $\mathcal{G} = \mathcal{G}'$ to mean \mathcal{G} and \mathcal{G}' are isomorphic.

Let us give some examples in Figure 5. For the sake of simplicity we use two untimed transition systems P and Q , with identical alphabets $I = \{e, f\}$ and $O = \{a, b, c\}$, to illustrate the idea of strategies. The transition systems use solid lines while strategies use dotted lines. We show four strategies of P and two strategies of Q on the right hand side of P and Q resp. in Figure 5. (They are not the complete sets of strategies for P and Q .) Note that the strategies 3 and 4 owe their existence to the \top -completion.

¹¹Note that all invariants and co-invariants are downward-closed. Thus, a delay move can be represented as a time interval from 0 to some $d \in \mathbb{R}^{\geq 0}$ or to infinity.

¹²That is, at each state a strategy proposes either a $\langle d, a \rangle$ move (for $d \geq 0$) or a ∞ move.

¹³We say an acyclic TIOTS is a *simple path* if 1) $p \xrightarrow{a} s' \wedge p \xrightarrow{\alpha} s''$ implies $s' = s''$ and $a = \alpha$ and 2) $p \xrightarrow{d} s' \wedge p \xrightarrow{d} s''$ implies $s' = s''$.

¹⁴In this paper we use a set of strategies (say Γ) to mean a set of strategies with identical alphabets.




Figure 5: Strategy example.

Game rules. When a component strategy \mathcal{G} is played against an environment strategy \mathcal{G}' , at each game state (i.e. a product state $p_{\mathcal{G}} \times p_{\mathcal{G}'}$) \mathcal{G} and \mathcal{G}' each propose a move (i.e. $mv_{\mathcal{G}}(p_{\mathcal{G}})$ and $mv_{\mathcal{G}'}(p_{\mathcal{G}'})$). If one of them is a delay and the other is an action, the action will prevail. If both propose delay moves (i.e. $mv_{\mathcal{G}}(p_{\mathcal{G}}), mv_{\mathcal{G}'}(p_{\mathcal{G}'}) \subseteq \mathbb{R}^{\geq 0}$), the smaller one (w.r.t. set containment) will prevail.

Since a delay move proposed at a strategy state is the maximal delay allowable at that state and the next move must be an action move, a play cannot have two consecutive delay moves.

If, however, both propose action moves, there will be a tie, which will be resolved by tossing the coin. For uniformity's sake, the coin can be treated as a special component. A strategy of the coin is a function h from tA^* to $\{0, 1\}$. We denote the set of all possible coin strategies as H .

Remark. Our game rules are consistent with those found in [14, 1]. But our use of the rules is different. In [14, 1], there is no restriction that the rules must be applied on a pair of pre-determined strategies that propose only maximal delay moves. So if both players propose delay moves in one round, the winning side (with smaller delay) can still propose a second delay move in the next round. This creates complications like time-blocking strategies and blame assignment [14].

Strategy composition. A play of the game can be formalised as a composition of three strategies, one each from the component, environment and coin,

denoted $\mathcal{G}_{\mathcal{P}} \times_h \mathcal{G}_{\mathcal{Q}}$. At a current game state $p_{\mathcal{P}} \times p_{\mathcal{Q}}$, if the prevailing action is α and we have $p_{\mathcal{P}} \xrightarrow{\alpha} s_{\mathcal{P}}$ and $p_{\mathcal{Q}} \xrightarrow{\alpha} s_{\mathcal{Q}}$, then the next game state is $s_{\mathcal{P}} \parallel s_{\mathcal{Q}}$. The play will stop when it reaches either \top or \perp . The composition will produce a simple path L that is a run of $\mathcal{P} \parallel \mathcal{Q}$,¹⁵ i.e. either an infinite plain run or a finite run ending in \top/\perp . There is no possibility of finite plain run, as is possible in [14, 1] by playing an infinite sequence of delay moves that converges.

Strategy composition can be generalised to composition between any pair of strategies $\mathcal{G}_{\mathcal{P}} \times_h \mathcal{G}_{\mathcal{Q}}$ with \parallel -composable alphabets. That is, $O_{\mathcal{P}} \cap O_{\mathcal{Q}} = \{\}$. For such \mathcal{P} and \mathcal{Q} , $\mathcal{G}_{\mathcal{P}} \times_h \mathcal{G}_{\mathcal{Q}}$ gives rise to a tree rather than a simple-path TIOTS. That is, at each game state $p_{\mathcal{P}} \times p_{\mathcal{Q}}$, besides firing the prevailing $\alpha \in tO_{\mathcal{P}} \cup tO_{\mathcal{Q}}$, we need also to fire 1) all the synchronised inputs, i.e. $e \in I_{\mathcal{P}} \cap I_{\mathcal{Q}}$, and reach the new game state $s_{\mathcal{P}} \parallel s_{\mathcal{Q}}$ (assuming $p_{\mathcal{P}} \xrightarrow{e} s_{\mathcal{P}}$ and $p_{\mathcal{Q}} \xrightarrow{e} s_{\mathcal{Q}}$) and 2) all the independent inputs, i.e. $e \in (I_{\mathcal{P}} \cup I_{\mathcal{Q}}) \setminus (A_{\mathcal{P}} \cap A_{\mathcal{Q}})$, and reach the new game state $s_{\mathcal{P}} \parallel p_{\mathcal{Q}}$ or $p_{\mathcal{P}} \parallel s_{\mathcal{Q}}$.

The generalisation enables us to reduce parallel composition on processes to strategy composition:

Lemma 1. *For \parallel -composable TIOTSs \mathcal{P} and \mathcal{Q} , $[\mathcal{P} \parallel \mathcal{Q}] = [\mathcal{P}] \times [\mathcal{Q}]$, where we define $\Gamma \times \Gamma' = \{\mathcal{G} \times_h \mathcal{G}' \mid \mathcal{G} \in \Gamma, \mathcal{G}' \in \Gamma' \text{ and } h \in H\}$.*

3.2. Refinement, Determinisation and Strategy Characterisation

A TIOTS is a refinement of another if it will work in any environment that the original worked in without introducing safety or bounded-liveness errors. Here we use the *the closed system version* of incompatibility errors to formulate the definition.

Definition 4 (Substitutive Refinement). *Let \mathcal{P}_{imp} and \mathcal{P}_{spec} be TIOTSs with identical alphabets. \mathcal{P}_{imp} refines \mathcal{P}_{spec} , denoted $\mathcal{P}_{spec} \sqsubseteq \mathcal{P}_{imp}$, iff for all environments \mathcal{Q} , $\mathcal{P}_{spec} \parallel \mathcal{Q}$ is \perp -free implies $\mathcal{P}_{imp} \parallel \mathcal{Q}$ is \perp -free. We say \mathcal{P}_{imp} and \mathcal{P}_{spec} are substitutively equivalent, i.e. $\mathcal{P}_{spec} \simeq \mathcal{P}_{imp}$, iff $\mathcal{P}_{imp} \sqsubseteq \mathcal{P}_{spec}$ and $\mathcal{P}_{spec} \sqsubseteq \mathcal{P}_{imp}$.*

Alternatively, if we view \mathcal{P}_{imp} and \mathcal{P}_{spec} as two \perp -reachability games and replace parallel composition by strategy composition, the refinement can be

¹⁵ $\mathcal{P} \parallel \mathcal{Q}$ gives rise to a *closed system* (i.e. the input alphabet is empty), a run of $\mathcal{P} \parallel \mathcal{Q}$ is a strategy of $\mathcal{P} \parallel \mathcal{Q}$.

defined as a comparison on how challenging each game is for the environment. In the games, *the component and coin collaborate trying to reach \perp whilst the environment tries to avoid reaching \perp* . Therefore, $\mathcal{P}_{spec} \sqsubseteq \mathcal{P}_{imp}$ iff, all environment strategies winning in game \mathcal{P}_{spec} are also winning in game \mathcal{P}_{imp} . Here we say an environment strategy \mathcal{G}_E is *winning* in game \mathcal{P} (or winning against strategy set $[\mathcal{P}]$) iff $\mathcal{G}_E \times_h \mathcal{G}$ is \perp -free for all $\mathcal{G} \in [\mathcal{P}]$ and $h \in H$.

Obviously, $\mathcal{P} \simeq \mathcal{Q}$ is related but not equivalent to the set containment between $[\mathcal{P}]$ and $[\mathcal{Q}]$; $[\mathcal{Q}] \subseteq [\mathcal{P}]$ implies $\mathcal{P} \simeq \mathcal{Q}$ but the converse is not true. This failure of the equivalence is largely due to the phenomenon of implicit strategies.

Formally, we say a strategy $\mathcal{G} \notin [\mathcal{P}]$ is an *implicit strategy* of $[\mathcal{P}]$ iff all environment strategy winning against strategy set $[\mathcal{P}]$ are also winning against $[\mathcal{P}] \cup \{\mathcal{G}\}$. Thus, a general principle to formulate a strategy-based semantics is to perform some closure operation on $[\mathcal{P}]$ s.t. all implicit strategies become included.

Given $[\mathcal{P}]$, the set of its implicit strategies depends on the refinement order under consideration. With respect to \simeq there are two sources of implicit strategies.

The first is due to the existence of an ordering on strategies; some strategies are by nature more aggressive than the others.

Comparing strategies. When the game is played, the component tries to avoid reaching \top while the environment tries to avoid reaching \perp . Different strategies in $[\mathcal{P}]$ vary in their effectiveness to achieve the objective. Such effectiveness can be compared if two strategies closely resemble each other: we say \mathcal{G} and \mathcal{G}' are *affine* if $s_{\mathcal{G}}^0 \xRightarrow{tt} p$ and $s_{\mathcal{G}'}^0 \xRightarrow{tt} p'$ implies $mv_{\mathcal{G}}(p) = mv_{\mathcal{G}'}(p')$. Intuitively, this means \mathcal{G} and \mathcal{G}' propose the same move at the ‘same’ states. For instance, the strategies 1, 3 and A in Figure 5 are pairwise affine, and so are the strategies 2, 4 and B .

Given two affine strategies \mathcal{G} and \mathcal{G}' , we say \mathcal{G} is *more aggressive* than \mathcal{G}' , denoted $\mathcal{G} \preceq \mathcal{G}'$, if 1) $s_{\mathcal{G}'}^0 \xRightarrow{tt} \perp$ implies there is a prefix tt_0 of tt s.t. $s_{\mathcal{G}}^0 \xRightarrow{tt_0} \perp$ and 2) $s_{\mathcal{G}}^0 \xRightarrow{tt} \top$ implies there is a prefix tt_0 of tt s.t. $s_{\mathcal{G}'}^0 \xRightarrow{tt_0} \top$. Intuitively, it means \mathcal{G} can reach \perp faster but \top slower than \mathcal{G}' . \preceq forms a partial order over $[\mathcal{P}]$, or, more generally, over any set of strategies with identical alphabets. For instance, strategy A is more aggressive than 1 and 3, while strategy B is more aggressive than 2 and 4.

When the game is played, the component \mathcal{P} prefers to use the maximally

aggressive strategies in $[\mathcal{P}]^{16}$. Thus, two components that differ only in non-maximally aggressive strategies should be equated. We define the *strategy semantics* of component \mathcal{P} to be $\llbracket \mathcal{P} \rrbracket = [\mathcal{P}]^\preceq$, i.e. the upward-closure of $[\mathcal{P}]$ w.r.t. \preceq .

The other source of implicit strategies is due to the imperfect information of our game. That is, given a partial play tt of a non-deterministic game \mathcal{P} , there are a number of possible states (say S_{tt}) that can be reached. It is the component and coin, not the environment, that knows which of S_{tt} is chosen as the next game state. This entitles the former to have implicit strategies, which are hybrid strategies generated through decomposing and re-combining the strategies of different states in S_{tt} . For instance, strategy A is a hybrid of strategies 1 and 3 in Figure 5.

Such implicit strategy can be made explicit by converting an imperfect information game into an (equivalent) perfect information game. Below we propose a modified subset construction procedure to perform such conversion.

We define the *determinisation* \mathcal{P}^D of a \perp -complete TIOTS \mathcal{P} as a modified subset construction procedure on \mathcal{P} : given a subset S_0 of states reachable by a given trace, we only keep those which are minimal w.r.t. the state refinement relation. So if the current state subset S_0 contains \perp , the procedure reduces S_0 to \perp ; if $\perp \notin S_0 \neq \{\top\}$, it reduces S_0 by removing any possible \top in S_0 .¹⁷ For example, Figure 5 contains two \top/\perp -removed TIOTSs P and Q . If we apply the above procedure to P^\perp the resultant TIOTS will be Q^\perp .

Given any TIOTS \mathcal{P} , we can verify $\mathcal{P} \simeq \mathcal{P}^D$ even though $[\mathcal{P}]^\preceq \subseteq [\mathcal{P}^D]^\preceq$.

Proposition 1 ([10]). *Any TIOTS \mathcal{P} is substitutively equivalent to the deterministic TIOTS \mathcal{P}^D .*

For instance, in Figure 5 we have $(P^\perp)^D = Q^\perp$, but $[P]^\preceq \neq [Q]^\preceq$ since 1, 2, 3 and 4 are strategies of $[Q]^\preceq$ (due to upward-closure w.r.t. \preceq) but A and B are not strategies of $[P]^\preceq$.

There might be further sources of implicit strategies with respect to coarser refinements than \simeq . But, for the two sources of \simeq , we can give a uniform and collective characterisation. That is, we say a strategy $\mathcal{G}' \notin \Gamma$

¹⁶This is because our semantics/refinement is designed to preserve \perp rather than \top .

¹⁷For a more detailed definition of transforming non-deterministic systems into substitutivity-equivalent deterministic systems, we refer readers to the Definition 4.2 in [25]. That is for the untimed case.

is a \simeq -implicit strategy of the strategy set Γ iff $s_{\mathcal{G}'}^0 \xRightarrow{tt} s'$ implies there exists $s_{\mathcal{G}}^0 \xRightarrow{tt} s$ for some $\mathcal{G} \in \Gamma$ s.t. either both executions are plain executions or execution $s_{\mathcal{G}'}^0 \xRightarrow{tt} s'$ reaches \top earlier or \perp later than $s_{\mathcal{G}}^0 \xRightarrow{tt} s$. We denote by Γ^E the \simeq -implicit strategy closure of Γ .

Define $\llbracket \mathcal{P} \rrbracket = [\mathcal{P}]^E$. Then $\llbracket \cdot \rrbracket$ characterises exactly the substitutive equivalence \simeq .

Theorem 1 ([10]). *Given TIOTs \mathcal{P} and \mathcal{Q} , $\mathcal{P} \sqsubseteq \mathcal{Q}$ iff $\llbracket \mathcal{Q} \rrbracket \subseteq \llbracket \mathcal{P} \rrbracket$.*

4. Realisability Restriction and Coarsened Refinement

Section 3.2 gives a substitutive refinement and its strategy characterisation. [10] further prove that \simeq is a congruence w.r.t. the parallel, conjunction, disjunction and quotient operators, thus giving rise to a simple and elegant compositional specification theory.¹⁸

However, one drawback of such a theory is that we allow *unrestricted strategies* for the component and environment in the game play. In another word, the component and environment may apply timestep-like operations (i.e. timestep and timelock) directly against each other.

The timestep-like operations greatly increase the distinguishing power of the environment, giving rise a finest possible equivalence \simeq . It also equips the environment with the capability to steer components away from incompatibility errors (\perp) under all possible situations, thus making conjunction and quotient a fully defined operator.

In general, such capability is too powerful to be realistic. Certain real-world systems might have an inherent ability to stop the system clock, e.g. in embedded systems and circuit design [19, 20] or in a *controlled execution environment* like simulation or testing. However, for even larger class of applications, the suspension of clocks is arguably neither meaningful nor realisable.

Thus, in the rest of the paper we will develop a theory that can remove timesteps and timelocks, to keep only the so-called realisable behaviours. Note that, even for such timestep-free systems, \top can play the important role of being an imaginary state exploited at the intermediate steps of theory

¹⁸Actually the theory in [10] is developed in a more general setting, where the assumption of non-zenoness is removed.

development and thus greatly simplifying operator definitions like quotient and conjunction.

We focus on realisable systems from hereon, and simply call TIOTSS free of \top and semi- \top ¹⁹ *specifications*. Therefore, we are returning to the classical I/O systems equipped with error-trapping states. As can be demonstrated, operations on components such as parallel composition, renaming, hiding and determinisation preserve \top and semi- \top freedom²⁰.

Hence, we offer a classical I/O system as a user interface so that complications like timesteps and timelocks are hidden from view and components and environments use only realisable strategies to interact with one another. Formally we say a strategy is *realisable* iff it is free of \top and semi- \top . We often use \mathcal{L} to denote a realisable strategy.

The rest of this section leaves the world of \top/\perp -complete TIOTSS and deals exclusively with specifications. Furthermore, we assume all specifications are \perp -complete in order to simplify presentation.

The definition of \prod_{\parallel} (and hence \parallel) can be extended without modification to work on \perp -complete TIOTSS.²¹ As parallel composition preserves \top and semi- \top freedom, \parallel can be directly used as an operation on specifications. In addition, since strategies are \perp -complete TIOTSS, we can freely parallel-compose a strategy with a component in the sequel.

Realisable refinement. Based on the parallel operator we can re-define the substitutive refinement on top of specifications: Let \mathcal{P} and \mathcal{Q} be specifications with identical alphabets. \mathcal{P} *realisably refines* \mathcal{Q} , denoted $\mathcal{Q} \sqsubseteq_r \mathcal{P}$, iff, for all environment specifications \mathcal{R} , $\mathcal{Q} \parallel \mathcal{R}$ is \perp -free implies $\mathcal{P} \parallel \mathcal{R}$ is \perp -free. We say \mathcal{P} and \mathcal{Q} are *substitutively equivalent*, i.e. $\mathcal{Q} \simeq_r \mathcal{P}$, iff $\mathcal{P} \sqsubseteq_r \mathcal{Q}$ and $\mathcal{Q} \sqsubseteq_r \mathcal{P}$.

Note that in the definition 1) both the component and environment are restricted to realisable ones and 2) the incompatibility errors utilised are the closed system version. It is obvious that \simeq_r is the weakest equivalence preserving \perp . In the sequel we show that \simeq_r is a congruence w.r.t. the

¹⁹This, combined with our non-zenoness assumption on TIOTSS, implies that no component in our realisable theory is time-blocking.

²⁰This is in contrast to the case of synchronised product on timed components without I/O distinction, where new timelocks can be generated.

²¹With the extension, synchronisation failures, i.e. an action being enabled on one process but not so on the other, becomes possible.

parallel \parallel , conjunction \wedge , disjunction \vee and quotient $\%$ operators.

Recall that our determinisation is directly defined on \perp -complete TIOTSs. On specifications, it is easy to verify that determinisation preserves \top and semi- \top freedom as well as the substitutive equivalence, i.e. $\mathcal{P} \simeq_r \mathcal{P}^D$.

With determinisation, imperfect-information games can be converted into perfect-information games. Based on the latter, we can formalise the notion of incompatibility errors for open systems.

Given a perfect-information game \mathcal{P}^D in which the collaboration of the component and coin play against the environment for the objective of \perp -reachability, we say a plain state p in \mathcal{P}^D is \perp -*winning* iff there is no (realisable) environment strategy winning in game $\mathcal{P}^D(p)$. In another word, starting from state p , the component and coin can collaborate to win the \perp -reachability game. Here we use the notation $\mathcal{P}(p)$ to denote the specification \mathcal{P} with the initial state changed to p .

Obviously, semi- \perp and auto- \perp states are \perp -winning states (under realisability restriction) and without realisability restriction no state in game \mathcal{P}^D is \perp -winning.

Semi- \perp and auto- \perp are one of the most representative subclass of \perp -winning states; the absence of semi- \perp and auto- \perp effectively captures the absence of \perp -winning states.

Lemma 2. *A deterministic specification is free of \perp -winning states iff it is free of semi- \perp and auto- \perp .*

Based on this observation we can formalise the notion of incompatibility error freedom for open systems. We say an (open) TIOTS \mathcal{P} is *error-free* iff \mathcal{P}^D is free of auto- \perp and semi- \perp . From this definition it is easy to see that the perfect information requirement is necessary here since determinisation can introduce new semi- \perp .

4.1. Strategy characterisation of \simeq_r

The definition of strategies and notation $[\mathcal{P}]$ can be reused on specifications. It is easy to verify that specifications contain only realisable strategies and specification \parallel -composition can be reduced to (realisable) strategy composition: $[\mathcal{P} \parallel \mathcal{Q}] = \{\mathcal{L} \times_h \mathcal{L}' \mid \mathcal{L} \in [\mathcal{P}], \mathcal{L}' \in [\mathcal{Q}] \text{ and } h \in H\}$ for all specifications \mathcal{P} and \mathcal{Q} .

Similarly, we can compare realisable strategies and define \preceq_r as a restriction of \preceq to realisable strategies. This gives rise to the implicit strategy closure operation Γ^{Er} and we define $\llbracket \mathcal{P} \rrbracket_r = [\mathcal{P}]^{Er}$.




Figure 6: Distinguishing power of \top .

It is easy to verify $\llbracket \mathcal{P} \rrbracket_r = \llbracket \mathcal{Q} \rrbracket_r$ implies $\mathcal{P} \simeq_r \mathcal{Q}$, but the converse is not true. Thus, \simeq_r is strictly coarser than $\llbracket \cdot \rrbracket_r$.

Example. In Figure 6, assuming the alphabet is $A = \{a\}$, we were able to distinguish P from Q using $\llbracket \cdot \rrbracket_r$, since strategy L is in $\llbracket Q \rrbracket_r$ but not in $\llbracket P \rrbracket_r$. On the other hand, $P \simeq_r Q$ holds since it is impossible to construct an environment specification \mathcal{R} s.t. $P \parallel \mathcal{R}$ is \top -free but $Q \parallel \mathcal{R}$ is not.

The substitutive equivalence is due to the fact that the initial states of P and Q are both \perp -winning states. A \perp -winning state is as bad as the \perp state since, once a specification reaches \perp -winning states, no (realisable) environment can steer it away from \perp . Thus, according to \preceq_r a component in \perp -winning states is indistinguishable to one in the \perp state.²² This gives rise to the *third source of implicit strategies*, e.g. strategy L is an implicit strategy of Q .

We can make such implicit strategies explicit by performing a further *normalisation* on \mathcal{P} .

Normalisation. The normalisation of a specification \mathcal{P} , denoted \mathcal{P}^N , is obtained by first determinising \mathcal{P} and then collapsing all \perp -winning states in \mathcal{P}^D to \perp .

An interesting observation here is that normalisation based on \perp -winning states can be reduced to normalisation based on semi- \perp and auto- \perp , since the latter are those \perp -winning states which are precisely one-step away from \perp . So we have an alternative *local characterisation* of normalisation.

\mathcal{P}^N may then be defined by \perp -*backpropagation*, which repeatedly collapses semi- \perp and auto- \perp states in \mathcal{P}^D to \perp , until semi- \perp and auto- \perp freedom is obtained.

Since realisable strategies are specifications, normalisation is also defined on realisable strategies.

²²This is in contrast to unrealisable systems, where the environment can always distinguish the \perp state from the \perp -winning states by stopping time immediately. For example, the unrealisable strategy G in Figure 6 can distinguish P from Q .

Lemma 3. *Given any component strategy \mathcal{L} and environment specification \mathcal{R} , $\mathcal{L} \parallel \mathcal{R}$ is \perp -free iff $\mathcal{L}^N \parallel \mathcal{R}$ is \perp -free.*

The normalisation of a specification can be reduced to strategy normalisation. For a set of realisable strategies Γ , the *normalisation closure*, denoted Γ^N , is the least \preceq_r -upward closed superset of Γ such that $\mathcal{L} \in \Gamma^N$ implies $\mathcal{L}^N \in \Gamma^N$ ²³.

Lemma 4. *Given any specification \mathcal{P} , $\llbracket \mathcal{P} \rrbracket_r = \Gamma$ implies $\llbracket \mathcal{P}^N \rrbracket_r = \Gamma^N$.*

As a shorthand, we use $\llbracket \mathcal{P} \rrbracket_n$ to denote $(\llbracket \mathcal{P} \rrbracket_r)^N$ or $\llbracket \mathcal{P}^N \rrbracket_r$.

Theorem 2. *Given two specifications \mathcal{P} and \mathcal{Q} , $\mathcal{P} \sqsubseteq_r \mathcal{Q}$ iff $\llbracket \mathcal{Q} \rrbracket_n \subseteq \llbracket \mathcal{P} \rrbracket_n$.*

A specification \mathcal{P} is *inconsistent* iff $s_{\mathcal{P}}^0$ is a \perp -winning state. Under normalisation, any inconsistent specification is reduced to the \perp -TIOTS. For consistent specifications, normalisation yields a deterministic error-free specification.

4.2. Desiderata of the operators

Before developing the operational definitions on conjunction, disjunction and quotient, let us first describe the desired effects for these operators to achieve.

We say a set of realisable strategies Γ is a *specification semantics* iff $\Gamma = (\Gamma^{Er})^N$. The domain of specification semantics combined with the \subseteq relation gives rise to a lattice, where conjunction (\wedge) and disjunction (\vee) are supposed to correspond to the join and meet operators respectively.²⁴ That is, conjunction yields the coarsest specification that is a refinement of its operands, while disjunction yields the finest specification that is refined by both of its operands.

Definition 5. *For any pair of specification semantics Γ and Γ' with identical alphabets, we define $\Gamma \wedge \Gamma' = \Gamma \cap \Gamma'$ and $\Gamma \vee \Gamma' = (\Gamma \cup \Gamma')^{Er})^N$.*

²³The semantics normalisation operation preserves the disjunction closedness.

²⁴As we write $A \sqsubseteq B$ to mean A is refined by B , our operators \wedge and \vee are reversed in comparison to the standard symbols for meet and join.

It is easy to verify $\Gamma \cap \Gamma'$ is a specification semantics.

Quotient $\mathcal{P}_0 \% \mathcal{P}_1$ produces the coarsest specification \mathcal{P} such that $\mathcal{P} \parallel \mathcal{P}_1$ is a refinement of \mathcal{P}_0 . In other words, if \mathcal{P}_1 is the *plant* and \mathcal{P}_0 is the overall system specification, then $\mathcal{P}_0 \% \mathcal{P}_1$ synthesise the coarsest (or most permissive) *controller* that can steer the plant away from behaviours violating \mathcal{P}_0 .

Mirror \mathcal{P}^\neg gives the set of (realisable) environment strategies that can steer \mathcal{P} away from \perp .

Definition 6. *Given a specification semantics Γ , we define $\Gamma^\neg = \{\mathcal{L}^\neg \mid \forall \mathcal{L} \in \Gamma, h \in H : \mathcal{L} \times_h \mathcal{L}^\neg \text{ is } \perp\text{-free}\}$. Given two specification semantics Γ and Γ' (with alphabets $A' \subseteq A$ and $O' \subseteq O$), we define $\Gamma \% \Gamma' = \{\mathcal{L} \% \mid \forall \mathcal{L}' \in \Gamma', h \in H : \mathcal{L} \% \times_h \mathcal{L}' \in \Gamma\}$.*

It is easy to verify Γ^\neg and $\Gamma \% \Gamma'$ as defined above give rise to specification semantics.

5. Operational semantics

In the last section we outlined the desiderata for the four operators. Conjunction and disjunction calculate the meet and join w.r.t. \preceq_r , whilst mirror and quotient synthesise realisable controllers to steer components away from undesirable states/behaviours. In this section, we give the operational definitions to the operators that fulfill the desiderata. The key challenge here lies in understanding the interplay between synthesis games across specification boundary.

We adopt a two-step approach here. Firstly we define the four operators for the restricted case when the operands are all normalised specifications. Since the synthesis game in a normalised specification has been pre-resolved, the operator definitions need only to utilise the process-algebraic technique of state-to-process lifting. The process-algebraic definitions may, however, generate a new realisation game under some operators, which, we show, is resolvable by a \top -backpropagation procedure.

Then we analyse and understand the composability of different games under different operators; and based on the knowledge we give the minimal extension to the process-algebraic definitions so that the extended operators indeed implement the desiderata for general specifications.

\wedge	\top	p_0	\perp	\vee	\top	p_0	\perp	$\%$	\top	p_0	\perp	\neg	
\top	\top	\top	\top	\top	\top	p_0	\perp	\top	\perp	\perp	\perp	\top	\perp
p_1	\top	$p_0 \times p_1$	p_1	p_1	p_1	$p_0 \times p_1$	\perp	p_1	\top	$p_0 \times p_1$	\perp	p	p
\perp	\top	p_0	\perp	\perp	\perp	\perp	\perp	\perp	\top	\top	\perp	\perp	\top

Table 2: State composition operators.

5.1. Restricted case

Like parallel composition we define conjunction, disjunction and quotient as variants of synchronised product, which operate over \top/\perp -complete TIOTs and are parameterised by a polymorphic state/alphabet composition operator.

Table 2 tells us how states should be combined under the composition operators. Based on the refinement ordering on states, it is easy to see that *state conjunction* (\wedge) and *disjunction* (\vee) operations in Table 2 follow the intuition of the join and meet operations (except for the case when both operands are plain states) and that the *state quotient* ($\%$) operation is definable via the *state parallel* (\parallel) and *mirror* (\neg) operations: $s_0/s_1 = (s_0^\top \parallel s_1)^\neg$.

We say (I_0, O_0) and (I_1, O_1) are \wedge - and \vee -composable if $(I_0, O_0) = (I_1, O_1)$, and are $\%$ -composable if (I_0, O_0) *dominate* (I_1, O_1) , i.e. $A_1 \subseteq A_0$ and $O_1 \subseteq O_0$. Then, we can define the alphabet composition operations under the respective composability restriction: $(I_0, O_0) = (I_0, O_0) \wedge (I_1, O_1)$, $(I_0, O_0) = (I_0, O_0) \vee (I_1, O_1)$ and $(I_0 \cup O_1, O_0 \setminus O_1) = (I_0, O_0) \%(I_1, O_1)$.

Remark. Note the subtlety in the transition rules of $\mathcal{P}_0 \prod_\wedge \mathcal{P}_1$ and $\mathcal{P}_0 \prod_\vee \mathcal{P}_1$. If we have $p_0 \xrightarrow{\alpha} p'_0$ in \mathcal{P}_0 and $p_1 \xrightarrow{\alpha} \top$ in \mathcal{P}_1 , then we have $p_0 \times p_1 \xrightarrow{\alpha} p'_0$ in $\mathcal{P}_0 \prod_\wedge \mathcal{P}_1$. That is, process \mathcal{P}_1 is discarded after the transition and the rest of the execution is the solo run of \mathcal{P}_0 .

Like \prod_\parallel , the definition of \prod_\wedge can be extended without modification to work on \perp -complete TIOTs (cf Footnote 21). On specifications, \prod_\wedge preserves the \top -freedom but not semi- \top freedom. Thus $\mathcal{P} \prod_\wedge \mathcal{Q}$ may contain semi- \top and has to be converted to a specification.

In contrast, the definitions of \prod_\vee and $\prod_\%$ do not extend to \perp -complete TIOTs. We have to perform \top -completion on the operands. Then $\mathcal{P}^\top \prod_\vee \mathcal{Q}^\top$ and $\mathcal{P}^\top \prod_\% \mathcal{Q}^\top$ produce a general TIOT, which needs to be converted back to a realisable one.

The rationale here is that the \prod_{\vee} , \prod_{\wedge} and $\prod_{\%}$ operators implement the desiderata using the $\llbracket \cdot \rrbracket$ semantics rather than the $\llbracket \cdot \rrbracket_r$ one. Thus, $\mathcal{P} \prod_{\wedge} \mathcal{Q}$ implements $\llbracket \mathcal{P}^{\top} \rrbracket \cap \llbracket \mathcal{Q}^{\top} \rrbracket$ rather than $\llbracket \mathcal{P} \rrbracket_r \cap \llbracket \mathcal{Q} \rrbracket_r$.

Example. Let \mathcal{P} be a specification that waits exactly 3 time units before firing output a , while \mathcal{Q} is a specification that waits silently forever. Both are characterised by their sets of realisable strategies. However, if \mathcal{P} and \mathcal{Q} are put into conjunction using \prod_{\wedge} , then there is no realisable strategy in the intersection $\llbracket \mathcal{P}^{\top} \rrbracket \cap \llbracket \mathcal{Q}^{\top} \rrbracket$ even though the intersection is non-empty.

However, it is interesting to observe that $\llbracket \mathcal{P} \rrbracket_r \cap \llbracket \mathcal{Q} \rrbracket_r = RG(\llbracket \mathcal{P}^{\top} \rrbracket \cap \llbracket \mathcal{Q}^{\top} \rrbracket)$ holds for normalised specifications \mathcal{P} and \mathcal{Q} , where the *realisability filtering* function $RG(\Gamma)$ extracts the subset of realisable strategies from Γ . Thus, our conversion aims to implement the realisability filtering on top of TIOTSs.

There are two cases for such a conversion. In the first case when the resultant TIOTS is free of auto- \top and semi- \top , \perp -removal suffices to remove unrealisability. This is the case for $\mathcal{P}^{\top} \prod_{\vee} \mathcal{Q}^{\top}$ since \prod_{\vee} preserves the auto- \top and semi- \top freedom on \top/\perp -complete TIOTSs.

In the second case when the resultant TIOTS contains auto- \top and semi- \top (the case for $\mathcal{P} \prod_{\wedge} \mathcal{Q}$ and $\mathcal{P}^{\top} \prod_{\%} \mathcal{Q}^{\top}$), we need a more sophisticated procedure for unrealisability removal. Let us start with a deeper analysis of auto- \top and semi- \top .

Auto- \top and semi- \top as \top -winning states. Like auto- \perp and semi- \perp , it is best to understand auto- \top and semi- \top in terms of perfect-information games (as determinisation does not preserve auto- \top and semi- \top).

In a perfect-information game \mathcal{P}^D , a key observation is that *a plain state p is an auto- \top or semi- \top implies no strategy starting from p is realisable*.

For instance, if p is an auto- \top , p has an input transition going to \top . Then all strategies starting from p have to unfold that input transition (due to determinism) and thus are unrealisable.

If p is, on the other hand, a semi- \top , any strategy starting from p , if realisable, has to make a delay move at p (since all output moves lead to \top due to the semi- \top). However, according to our strategy definition, after the delay move, which has to be finite, the strategy will have to make an output move, which unavoidably leads to \top .

Auto- \top and semi- \top characterise only a subclass of those plain states from which there is no realisable strategy. The characterisation of the full class requires, surprisingly, a dual game of the \perp -reachability game.

Given a perfect-information game \mathcal{P}^D in which the collaboration of the *environment and coin* play against the *component* for the objective of \top -reachability, we say a (realisable) environment strategy \mathcal{L}_E and a coin strategy $h \in H$ is *winning* in game \mathcal{P} (or winning against strategy set $[\mathcal{P}]$) iff $\mathcal{L}_E \times_h \mathcal{G}$ can reach \top for all $\mathcal{G} \in [\mathcal{P}]$. Then we say a plain state p in \mathcal{P}^D is \top -*winning* iff there is a pair of (realisable) environment and coin strategies winning in game $\mathcal{P}^D(p)$.

Remark. Note that \top - and \perp -winning states are dual to each other, and it is possible that a state in a TIOTS is \perp -winning and \top -winning simultaneously. However, the theory in this paper uses only a restricted class of TIOTSs, in which it is impossible to be simultaneously \perp -winning and \top -winning.

It is easy to verify that semi- \top and auto- \top are both \top -winning states and that the absence of semi- \top and auto- \top implies the absence of \top -winning states.

Lemma 5. *A TIOTS is free of \top -winning states iff it is free of semi- \top and auto- \top .*

Based on \top -winning states, we can derive a procedure (dual to normalisation) to filter out unrealisable strategies for any TIOTS.

Extracting realisable strategies (realisation). Given a \top/\perp -complete TIOTS \mathcal{P} , using a three-step procedure we can extract the realisable subsystem \mathcal{P}^R of \mathcal{P} (called the *realisation* of \mathcal{P}). \mathcal{P}^R contains precisely the realisable strategies in $[\mathcal{P}]$, i.e. $[\mathcal{P}^R]_r = RG([\mathcal{P}])$.

The *first step* determinises \mathcal{P} and makes all strategies explicit. Then the *second step* find and *replace with* \top all the \top -winning states in \mathcal{P}^D . Finally the *last step* performs a \top -removal on the resultant TIOTS (if it is not already the \top -TIOTS).

\top -backpropagation. The alternative localised approach to generating \mathcal{P}^R , called *\top -backpropagation*, repeatedly collapses semi- \top and auto- \top states in \mathcal{P}^D to \top until semi- \top and auto- \top freedom is obtained.

Hence, \mathcal{P}^R produces either the *unrealisable specification* (i.e. the \top -TIOTS) or a (deterministic) specification. If we define $[\mathcal{P}^R]_r = \{\}$ for the unrealisable specification, then we have the lemma below.

Lemma 6. *For a \top/\perp -complete TIOTS \mathcal{P} , $RG([\mathcal{P}]) = [\mathcal{P}^R]_r$.*

Operator definitions. Given normalised specifications \mathcal{P} and \mathcal{Q} , we define $\mathcal{P} \vee \mathcal{Q}$ to be the \top -removal of $\mathcal{P}^\top \prod_\vee \mathcal{Q}^\top$ and define $\mathcal{P} \wedge \mathcal{Q} = (\mathcal{P} \prod_\wedge \mathcal{Q})^R$ and $\mathcal{P} \% \mathcal{Q} = (\mathcal{P}^\top \prod_\% \mathcal{Q}^\top)^R$. The mirror operation, \mathcal{P}^\neg , can be defined as performing an *I/O switch operation* on \mathcal{P}^\top , i.e. \mathcal{P}^\neg is the \top -removal of $(\mathcal{P}^\top)^X$. The I/O switch operation \mathcal{Q}^X interchanges the input and output sets, as well as the \top and \perp states on \top/\perp -completed \mathcal{Q} .

Based on the mirror operator, we can give an alternative definition of quotient as the derived operator $(\mathcal{P}_0^\neg \parallel \mathcal{P}_1)^\neg$. This is a lifting of the derivation of quotient from mirror and parallel on the state level.

Finally, we can verify that the above operator definitions implement the desiderata.

Theorem 3. *Given a pair of \otimes -composable normalised specification \mathcal{P} and \mathcal{Q} with $\otimes \in \{\wedge, \vee, \%\}$, we have $\llbracket \mathcal{P} \otimes \mathcal{Q} \rrbracket_n = \llbracket \mathcal{P} \rrbracket_n \otimes \llbracket \mathcal{Q} \rrbracket_n$ and $\llbracket \mathcal{P}^\neg \rrbracket_n = \llbracket \mathcal{P} \rrbracket_n^\neg$.*

5.2. General case

For the general case when the specifications are not normalised, there is a naively correct definitions by the application of a three-step recipe. We start with normalisation, go on with applying the corresponding \prod_\otimes operators, and finish with realisation.

However, this approach sheds little light on understanding the composability of synthesis games under the set of operators and may potentially introduce unnecessary cumbersome steps in the operator definitions. For instance, \parallel is defined above without any need of normalisation or realisation. We can verify the natural definition is equivalent to the three-step recipe definition.

Lemma 7. *Given specifications \mathcal{P} and \mathcal{Q} , $\mathcal{P} \parallel \mathcal{Q}$ gives rise to a specification realisably equivalent to $((\mathcal{P}^N)^\top \prod_\parallel (\mathcal{Q}^N)^\top)^R$.*

The proof of the above lemma is based on the composability of normalisation games under the parallel operator, i.e. the distributivity of normalisation operation over parallel composition.

Lemma 8. $(\mathcal{P} \parallel \mathcal{Q})^D = \mathcal{P}^D \parallel \mathcal{Q}^D$ and $(\mathcal{P} \parallel \mathcal{Q})^N = (\mathcal{P}^N \parallel \mathcal{Q}^N)^N$.

Lemma 9. *Given specifications \mathcal{P} and \mathcal{Q} , for any product state $p \times q$ in $\mathcal{P}^D \parallel \mathcal{Q}^D$, p (or q) is a \perp -winning state in \mathcal{P}^D (or \mathcal{Q}^D) implies $p \times q$ is a \perp -winning state in $\mathcal{P}^D \parallel \mathcal{Q}^D$.*

Then we can formally show that \parallel -composition implements strategy composition.

Proposition 2. *For any pair of \parallel -composable specification \mathcal{P} and \mathcal{Q} , we have $\llbracket \mathcal{P} \parallel \mathcal{Q} \rrbracket_n = (\llbracket \mathcal{P} \rrbracket_n \times \llbracket \mathcal{Q} \rrbracket_n)^N$.*

Disjunction. Like the parallel operator \parallel , disjunction \vee is also (nearly) a natural operator to define.

Lemma 10. *Given specifications \mathcal{P} and \mathcal{Q} , $\mathcal{P} \vee \mathcal{Q}$ gives rise to a specification realisable equivalent to $((\mathcal{P}^N)^\top \prod_\vee (\mathcal{Q}^N)^\top)^R$.*

The proof of the above lemma is based on the composability of normalisation games under disjunction.

Lemma 11. $(\mathcal{P} \vee \mathcal{Q})^D = \mathcal{P}^D \vee \mathcal{Q}^D$ and $(\mathcal{P} \vee \mathcal{Q})^N = (\mathcal{P}^N \vee \mathcal{Q}^N)^N$.

Lemma 12. *Given specifications \mathcal{P} and \mathcal{Q} , for any product state $p \times q$ in $\mathcal{P}^D \vee \mathcal{Q}^D$, p (or q) is a \perp -winning state in \mathcal{P}^D (or \mathcal{Q}^D) implies $p \times q$ is a \perp -winning state in $\mathcal{P}^D \vee \mathcal{Q}^D$.*

The natural definitions will also work for hiding and renaming since like \prod_\parallel and \prod_\vee they do not generate new \top -winning states, although they do generate new \perp -winning states.

However, for conjunction \wedge and quotient $\%$, natural definitions do not work. This is due to the subtle interferences the composition imposed on the \top - and \perp -winning states in their operands.

Example. In Figure 7, we have two specifications \mathcal{P} and \mathcal{Q} . \mathcal{Q} is normalised while \mathcal{P} is not. Normalisation will reduce \mathcal{P} to the \perp -TIOTS (simply denoted \perp). It is easy to see that $\mathcal{P} \prod_\wedge \mathcal{Q}$ (cf Appendix A) produces the third specification, which is a normalised specification, rather than the \perp -TIOTS (according to $\perp \prod_\wedge \mathcal{Q} = \perp$). This is due to the fact that with conjunction composition the \perp -winning states at location A of \mathcal{P} are interfered and annulled by the urgency requirement on output e at location 1 of \mathcal{Q} . Similarly, $\mathcal{P} \prod_\% \mathcal{Q}$ (cf Appendix A) produces the fourth specification, which is a normalised specification, rather than the \perp -TIOTS.




Figure 7: Inter-component interference on winning states.

Conjunction. Technically speaking, conjunction will cause interferences on the \perp -winning states of its operands, which leads to the non-distributivity of normalisation over \prod_{\wedge} , i.e. $(\mathcal{P} \prod_{\wedge} \mathcal{Q})^N = (\mathcal{P}^N \prod_{\wedge} \mathcal{Q}^N)^N$ does not necessarily hold. Conjunction will not cause interferences on the \top -winning states of its operands though. This, combined with the distributivity of determinisation over \prod_{\wedge} , gives rise to distributivity of realisation over \prod_{\wedge} .

Lemma 13. *Given two \top/\perp -complete TIOTSs \mathcal{P} and \mathcal{Q} , we have $(\mathcal{P} \prod_{\wedge} \mathcal{Q})^D = \mathcal{P}^D \prod_{\wedge} \mathcal{Q}^D$ and $((\mathcal{P}^R)^{\top} \prod_{\wedge} (\mathcal{Q}^R)^{\top})^R = (\mathcal{P} \prod_{\wedge} \mathcal{Q})^R$.*

Furthermore \prod_{\wedge} preserves the freedom of \perp -winning states but not the freedom of \top -winning states.

Lemma 14. *Given two \top/\perp -complete TIOTSs \mathcal{P} and \mathcal{Q} , \mathcal{P}^D and \mathcal{Q}^D are free of \perp -winning states implies $\mathcal{P}^D \prod_{\wedge} \mathcal{Q}^D$ is free of \perp -winning states. For any product state $p \times q$ in $\mathcal{P}^D \prod_{\wedge} \mathcal{Q}^D$, p (or q) is a \top -winning state in \mathcal{P}^D (or \mathcal{Q}^D) implies $p \times q$ is a \top -winning state in $\mathcal{P}^D \prod_{\wedge} \mathcal{Q}^D$.*

Hence, we use the three-step recipe to define conjunction. Given specifications \mathcal{P} and \mathcal{Q} , we define $\mathcal{P} \wedge \mathcal{Q} = ((\mathcal{P}^N)^{\top} \prod_{\wedge} (\mathcal{Q}^N)^{\top})^R$. Lemma 14 implies that $\mathcal{P} \wedge \mathcal{Q}$ is a normalised specification.

For mirror and quotient, we use only part of the three-step recipe, since some transformations in the recipe are not essential for interference cancellation.

Mirror. The mirror of a specification \mathcal{P} , denoted \mathcal{P}^{\neg} , is defined by equation $\mathcal{P}^{\neg} = (((\mathcal{P}^{\top})^D)^X)^R$. That is, no normalisation is needed on the operand. This is because the I/O switch operation \mathcal{R}^X (as defined in Section 5), rather than causing interferences on \top - and \perp -winning states in \mathcal{R} , only causes a

switch between the two types of winning states. Thus, \mathcal{P}^\neg is equivalent to the three-step recipe definition, i.e. the \top -removal of $((\mathcal{P}^N)^\top)^X$. Since \mathcal{P} as a specification is free of auto- \top and semi- \top , \mathcal{P}^\neg gives rise to a specification that is free of auto- \perp and semi- \perp , i.e. a normalised specification.

Lemma 15. *Given any specification \mathcal{P} , \mathcal{P}^\neg is a normalised specification realisably equivalent to the \top -removal of $((\mathcal{P}^N)^\top)^X$.*

The lemma below is very useful, since it shows how mirror can reduce the problem of refinement checking between two open systems to a non-reachability problem on a closed system.

Proposition 3. *For any specification \mathcal{P} and \mathcal{Q} , $\mathcal{P} \sqsubseteq_r \mathcal{Q}$ iff $\mathcal{P}^\neg \parallel \mathcal{Q}$ is \perp -free.*

Quotient. Given specifications \mathcal{P} and \mathcal{Q} , we define $\mathcal{P} \% \mathcal{Q} = ((\mathcal{P}^N)^\top \prod_{\%} (\mathcal{Q}^D)^\top)^R$. The crucial point here is that we do not need to normalise \mathcal{Q} (i.e. the plant in the controller synthesis framework). The definition can be shown to be consistent with the one using the three-step recipe.

Lemma 16. *Given any specification \mathcal{P} and \mathcal{Q} , $\mathcal{P} \% \mathcal{Q}$ is a normalised specification realisably equivalent to $((\mathcal{P}^N)^\top \prod_{\%} (\mathcal{Q}^N)^\top)^R$.*

The proof of the above lemma is based on the composability of an order pair of normalisation and realisation games under quotient.

Lemma 17. *Given two deterministic \top/\perp -complete TIOTSs \mathcal{P} and \mathcal{Q} , \mathcal{P} is free of \perp -winning states and \mathcal{Q} free of \top -winning states implies 1) $\mathcal{P} \prod_{\%} \mathcal{Q}$ is free of \perp -winning states, 2) $(\mathcal{P}^R \prod_{\%} \mathcal{Q}^N)^R = (\mathcal{P} \prod_{\%} \mathcal{Q})^R$ and 3) for any product state $p \times q$ in $\mathcal{P} \prod_{\%} \mathcal{Q}$, p is a \top -winning state in \mathcal{P} or q is a \perp -winning state in \mathcal{Q} implies $p \times q$ is a \top -winning state in $\mathcal{P} \prod_{\%} \mathcal{Q}$.*

We can verify that $\mathcal{P}_0 \% \mathcal{P}_1$ gives rise to a normalised specification realisably equivalent to $(\mathcal{P}_0^\neg \parallel \mathcal{P}_1)^\neg$.




Figure 8: Generation and removal of \top -winning states.

Example. We give an example to show how $\prod_{\%}$ can generate new \top -winning states and how realisation can remove them. In Figure 8, \mathcal{P} and \mathcal{Q} are both normalised specifications. At location A , \mathcal{P} can choose either (behaviour A) to output f during the time window 0 to 2 or (behaviour B) to wait for input e until time 5, at which point, if the environment fails to supply e , timeout will occur. On the other hand, at location 1, \mathcal{Q} can choose (behaviour C) either to wait for input f during time window 0 to 2 or (behaviour D) to wait for input e until time 3, at which point, if the environment fails to supply e , timeout will occur. Obviously behaviour A should be matched to behaviour C and behaviour B to D. However, the timeout bound of behaviour D is stronger than that of B. Since it is impossible to weaken one component's input assumption by composing it with another component which has to treat the action either as input or as outside the alphabet, matching D to B generate an unrealisable behaviour in the pre-quotient $\mathcal{P} \prod_{\%} \mathcal{Q}$, which can be removed by the realisation.

Finally, we can formally show that the operator definitions implement the desiderata.

Theorem 4. *Given a pair of \otimes -composable specification \mathcal{P} and \mathcal{Q} with $\otimes \in \{\wedge, \vee, \%\}$, we have $\llbracket \mathcal{P} \otimes \mathcal{Q} \rrbracket_n = \llbracket \mathcal{P} \rrbracket_n \otimes \llbracket \mathcal{Q} \rrbracket_n$ and $\llbracket \mathcal{P}^- \rrbracket_n = \llbracket \mathcal{P} \rrbracket_n^-$.*

Based on the above theorem we can prove the congruence result.

Theorem 5. *\simeq_r is a congruence w.r.t. \parallel , \vee , \wedge and $\%$, subject to composability.*

Double trace semantics. In addition to the timed strategy semantics, Appendix B also gives a double trace semantics like that in our earlier work [10].

Timed synthesis. Our formulation of timed synthesis games (realisation or normalisation) recognises three players in the game, i.e. coin, component and environment. On an abstract level, the two games actually belong to the same class, in which two players with reachability objective collaborate and play against the third with safety objective. Such a game has the nice properties that it is determined and winning strategies are memoryless. (For this paper we only consider the winning states for the two-player side.)

Our \top - and \perp - backpropagations share similarities with the classical algorithms of timed synthesis games [1, 7]. Both implement some form of backward fix-point computations of winning states; both can be adapted into efficient on-the-fly algorithms [7].

However, there are some important differences. Our auto- \perp and semi- \perp states are related to but not equivalent to the controllable predecessors of \perp in [7]. For example, an auto- \perp state will not be a controllable predecessor of \perp if it has an input outgoing transition leading to a plain state. Thus, our \top - and \perp - backpropagations are strictly more aggressive than the classic algorithms in classifying winning states, since the latter cannot back-propagate through auto- \perp . This is crucial for our weakest congruence results.

Another advantage of the three-player formulation is that the composition of the three strategies generates a run for closed systems or a strategy for open systems, thus giving rise naturally to the strategy semantics. In contrast, the composition of the two strategies in [7] does not generate a run or strategy for the composed system.

Finally, with three-player formulation, we can clarify the reducibility of a timed non-reachability (i.e. safety) game to a timed reachability game. For the two-player formulation it seems such reduction is possible by exchanging the role of the system and environment and complementing the target state set [7]. However, this is not true according to the three-player formulation since a game of two players with reachability objective and one player with safety objective cannot be reduced to a game of two players with safety objective and one player with reachability objective.

Compositional timed synthesis. Since a specification may involve both realisation and normalisation, The composition of specifications involves the composition of synthesis games. We now understand that 1) normalisation games are composable under parallel and disjunction, 2) realisation games are composable under conjunction and 3) an ordered pair of realisation and normalisation games are composable under quotient.




Figure 9: Specifications for a print server, job buffer and printer.

For instance, our Lemma 14 implies $((\mathcal{P}^R)^\top \prod_\wedge (\mathcal{Q}^R)^\top)^R = (\mathcal{P} \prod_\wedge \mathcal{Q})^R$, which essentially gives us a compositional method to synthesise timed processes (cf [16] for the compositional process synthesis of the untimed case).

Based on such knowledge, when composing specifications by operator \otimes , we now understand that only the synthesis games composable under \otimes in the specifications should be composed. The impossible ones should be removed by performing realisation or normalisation in advance.

6. A Printing Example

To illustrate our theory, we consider a simple printing system. Figure 9 shows specifications of three components in the system: a print server, job buffer and printer. Intuitively, the print server decides when to *initiate_print* a document, after which it *stores* the job on the buffer. When the printer is told to *wakeup*, it will *collect* the job from the buffer, and, after printing it, confirm to the print server that the job has been *printed*. The invariants, co-invariants and guards place constraints on when actions may and must occur. For example, once the printer has been told to *wakeup*, it must *collect* a job at least 1s, although no more than 2s, later and the document must have been *printed* within 10s, in order to satisfy the invariants. After the job buffer has been told to *store* a job, the co-invariant requires that the job is *collected* within 10s. For the print server, after deciding to *initiate_print*, the job must be *stored* exactly 2s later (imposed by the invariant and guard on state 2), and requires that the job must have *printed* within 10s (imposed by the co-invariant on state 3).

The three components can be composed under parallel. However, they will not work together without external coordination. For example, the *wakeup* input to the printer is not supplied by any of the other two components. Thus, we need a *scheduler* which can connect the three components




Figure 10: Parallel composition of the print server, job buffer and printer, and \perp -backpropagation.

together and produce the *wakeup* at the right time. The clever bit here lies in the synthesis of the scheduler strategies such that the printer is not told to *wakeup* too early or too late.

Basically, we synthesise the scheduler by calculating the least refined environment such that the three can work together without violating any of their timing constraints: $(Printer \parallel Job_Buffer \parallel Print_Server)^\top$.

The left-hand side of Figure 10 shows the parallel composition of the three components in Figure 9, i.e. $System = Printer \parallel Job_Buffer \parallel Print_Server$, which is essentially the synchronised product of the specifications by taking the conjunction of invariants, co-invariants and guards. The \perp -state is reachable due to non-input enabledness of the *collect* transition in the job buffer (the printer collects the job too early or too late).

To perform mirroring on $System$, it must first be normalised. We implement the normalisation by a \perp -backpropagation followed by \perp -removal on $System$.²⁵ On the right-hand side of Figure 10, we show the resultant TIOA after the two transformations.

Since the output transition *collect* at location $A1S$ leads to \perp , those states associated with location $A1S$ on which *collect* is enabled will be auto- \perp states. Collapsing them to \perp is equivalent to strengthening the co-invariant on $A1S$ to keep only those states on which *collect* is not enabled. Thus the

²⁵ \perp -removal is not strictly necessary for mirroring, but it simplifies the result for better readability.

co-invariant is changed to $z < 1$.²⁶

After the change, however, the invariant at $A1S$ becomes redundant. Thus all the remaining states associated with $A1S$ become semi- \perp states since there is no outgoing input transition at $A1S$. Thus, location $A1S$ can completely collapse to \perp , culminating in the removal of its associated transitions (indicated by dotted lines).

For location $A2S$, similarly its co-invariant can be changed to $z < 1$ due to the auto- \perp caused by its *collect* transition. But the new co-invariant will not make its invariant completely redundant. Instead, it is only when the co-invariant can reach its upper bound before the invariant reaches its (i.e. when $y - z \leq 2 - 1$) that the states at location $A2S$ becomes semi- \perp . Thus, the co-invariant needs to be changed to $y - z > 1 \& z < 1$. Then we can perform \perp -removal on the incoming *wakeup* transition by removing the *wakeup* transition whose firing will make $y - z \leq 1$ true. Thus, the guard $y > 1$ is added to the *wakeup* transition.

Similarly, location $B3S$ has semi- \perp if $y - z > 10 - 2$. Thus its co-invariant needs to be changed to $y - z \leq 8 \& y \leq 10$ and its incoming *wakeup* transition needs to be strengthened with the guard $y \leq 8$.

After the two transformations, we need to perform the mirror operation on the resultant TIOA by exchanging input with output and invariant with co-invariant. Then the final TIOA will be our synthesised scheduler. Due to the synthesis procedure, infeasible strategies, such as issuing *wakeup* before receiving *initial_print* or issuing *wakeup* after receiving *initial_print* but before clock y reaching 1s, are automatically eliminated.

7. Comparison with Related Work

Our framework can be seen as a linear-time alternative to the timed specification theories of [14] and [11], albeit with significant differences. The specification theory in [11] also introduces parallel, conjunction and quotient, but uses timed alternating simulation as refinement, which does not admit the weakest precongruence (cf P and Q in Figure 5). An advantage of [11] is the algorithmic efficiency of branching-time simulation checking and implementation reported in [12].

²⁶Note that we use shaded areas in the right-hand side of Figure 10 to mark the guards and invariants/co-invariants changed by the transformations.

The work of [14] on timed games shares significantly more conceptual and technical similarities with us, although they do not define refinement, conjunction and quotient. We adopt most of the game rules in [14], except that, due to our requirement that proposed delay moves are maximal delays allowed by a strategy, a play cannot have consecutive delay moves.

This enables us to avoid the complexity of an infinite play (i.e. infinite sequence of moves) generating a finite trace (cf Section 2.2 for the definition of finite traces). So infinite plays generate only divergent traces (cf the non-zenoness assumption). To completely eliminate time-blocking strategies, we only need to tackle the remaining case that finite plays end in timestep or timelock, which can be nicely solved using the realisation game. Thus the need for blame assignment is removed.

Secondly, we do not use timelock (i.e. semi- \top) to model time errors (i.e. bounded-liveness errors). Rather, we introduce the explicit inconsistent state \perp to model both time and immediate (i.e. safety) errors. This enables us to avoid the complexity of having two transition relations and well-formedness of timed interfaces.

Similar to our work, [11] uses semi- \top to model timelock (so-called *immediate errors* in [11]). However, the pruning of timelocks is based on the synthesis game of [7]. Therefore, they cannot remove auto- \top and the pruning is strictly less aggressive.

Furthermore, incompatibility errors (so-called *strictly undesirable states* in [11]) are not in the core of the theory for [11]. They are more ‘model-related errors’ defined by the users, which are treated as plain states by the definition of operators and refinement. So it is unclear (e.g. for conjunction and qotent) what the product state will be if one component is in strictly undesirable states.

This is in contrast to our theory, where the definition of the four operators, substitutive refinement relations, and determinisation procedure are all based on the manipulation of \top and \perp ; and the algebraic properties from state composition operators can be lifted to the process level.

More specifically, some further technical points of comparison with [11, 14] are:

- *Determinism*: We can handle non-deterministic timed transition systems thanks to our modified determinisation procedure while [11, 14] consider only deterministic timed transition system. That is where a

linear time theory have advantages. It is not obvious how such extension can work if the refinement is timed alternating simulation.

- *AG reasoning*: A specification in [11] is an input-enabled TIOA/TIOTS without \perp or co-invariants. Thus a specification contains no assumptions on the environment before users mark out strictly undesirable states. It is not a fully assume-guarantee specification theory in the sense that a specification (or interface) combines and mixes assumptions and guarantees in a unified way.
- *Implementation and strategy*: A specification in [11] can be interpreted as a set of implementations while our timed strategy semantics interprets a specification as a set of strategies. There is some similarity. However, the major differences are:
 - Strategies are tree-like partial unfoldings of original transition system while implementation are (potentially cyclic) transition systems alternating simulating the original system.
 - We have implicit strategies which can be neither partial unfoldings nor alternating simulation of the original systems.
 - Strategies are based on game theory and use game rules like those in [14]. However, implementation is less closely related to game theory.

In comparison with the untimed specification theories [9], our timed extension requires new techniques (e.g. those related to timestop) to handle delay transitions since time can be modelled neither as input nor as output. Timestop enables us to discover the surprisingly simple and robust notions like semi- \top/\perp and \top/\perp -backpropagation, whose definitions indicate the canonicity of the notions. Furthermore, with the assistance of time, bounded liveness in terms of clock bounds suffices to specify and verify most liveness-related properties. Bounded liveness is especially simple and natural to use and work with in timed models since invariant/co-invariant and finite traces suffice to capture. In contrast, in the untimed world, bounded liveness is cumbersome to specify and work with; people in most cases have to resort to infinite traces to treat liveness properly.

Finally, we remark that our linear-time specification theory owes much to the pioneering work on trace theories for asynchronous circuit verification,

such as Dill’s trace theory [15]. It is from this community that we take inspiration for the timed extension of mirror and the derivation of quotient from mirror²⁷. In some sense, this work can be regarded as a combination of this line of work with another line of work to which Dill has also made the seminal contribution, timed automata. It is highly satisfying to see the synergy between the two lines of works, as indicated by the results in this work.

We briefly mention other related works, which include timed modal transition systems [5, 8], the timed I/O model [17, 4] and embedded systems [22, 18].

8. Conclusion and Future Work

We have devised a fully compositional specification theory for realisable components with real-time constraints. The linear-time theory enjoys strong algebraic properties, supports a full set of composition operators, and admits the weakest substitutive pre-congruence preserving safety and bounded-liveness error freedom. The framework can be seen as an alternative to, or refinement of, the timed theories of [14, 11]. Future work will consider assume-guarantee reasoning for timed systems, as well as the implementation of our theory. The latter, we believe, can benefit from the timed-game based algorithms and results from [11].

Acknowledgments. The authors are supported by EU FP7 project CONNECT, ERC Advanced Grant VERIWARE and EPSRC project EP/F001096.

Appendix A. Composing TIOA

We use \otimes to range over the operator set $\{\parallel, \vee, \wedge, \%$, and use l and n to range over the set of locations (i.e. L).

We say a TIOA, $\mathcal{P} = (C, I, O, L, n^0, AT, Inv, coInv)$, is \top -completed iff, for all $a \in O$ and $l \in L$, we have $\bigvee \{g_k \mid l \xrightarrow{g_k, a, rs_k} l'_k \in T\} = true$. Note that, unlike the definition for TIOTSSs, TIOAs do not require \top -completion on delay transitions. We say \mathcal{P} is \perp -completed iff, for all $a \in I$ and $l \in L$, we have $\bigvee \{g_k \mid l \xrightarrow{g_k, a, rs_k} n_k \in T\} = true$.

²⁷The mirror-based definition of quotient (for the untimed case) was first presented by Verhoeff as his Factorisation Theorem [23].

Given two \otimes -composable \top/\perp -completed TIOAs with disjoint clocks ($C_0 \cap C_1 = \{\}$), $\mathcal{P}_i = (C_i, I_i, O_i, L_i, n_i^0, AT_i, Inv_i, coInv_i)$ for $i \in \{0, 1\}$, their synchronised product gives rise to another TIOA $\mathcal{P} = \mathcal{P}_0 \prod_{\otimes} \mathcal{P}_1$:

- $C = C_0 \cup C_1$, $(I, O) = (I_0, O_0) \otimes (I_1, O_1)$ and $L = L_0 \times L_1$;
- $n^0 = n_0^0 \times n_1^0$;
- AT is the least relation that contains AT_0 , AT_1 and $\{l_0 \times l_1 \xrightarrow{g_0 \wedge g_1, a, rs_0 \cup rs_1} n'_0 \times n'_1 \mid l_0 \xrightarrow{g_0, a, rs_0} n'_0 \in AT_0 \wedge l_1 \xrightarrow{g_1, a, rs_1} n'_1 \in AT_1\}$
 $\cup \{l_0 \times l_1 \xrightarrow{g_0, a, rs_0} n'_0 \times l_1 \mid l_0 \xrightarrow{g_0, a, rs_0} n'_0 \in AT_0, a \in (A_0 \setminus A_1)\}$
 $\cup \{l_0 \times l_1 \xrightarrow{g_1, a, rs_1} l_0 \times n'_1 \mid l_1 \xrightarrow{g_1, a, rs_1} n'_1 \in AT_1, a \in (A_1 \setminus A_0)\}$;
- and $(Inv(l_0 \times l_1), coInv(l_0 \times l_1)) = (Inv_0(l_0), coInv_0(l_0)) \otimes (Inv_1(l_1), coInv_1(l_1))$.

We define the \otimes invariant/co-invariant composition operation as follows:

- $(Inv_0, coInv_0) \parallel (Inv_1, coInv_1) = (Inv_0 \wedge Inv_1, coInv_0 \wedge coInv_1)$
- $(Inv_0, coInv_0) \wedge (Inv_1, coInv_1) = (Inv_0 \wedge Inv_1, coInv_0 \vee coInv_1)$
- $(Inv_0, coInv_0) \vee (Inv_1, coInv_1) = (Inv_0 \vee Inv_1, coInv_0 \wedge coInv_1)$
- $(Inv_0, coInv_0) \% (Inv_1, coInv_1) = (Inv_0 \wedge coInv_1, coInv_0 \wedge Inv_1)$

Note that in the above definition we exploit the fact that the addition or removal of *false*-guarded transitions to AT will not change the semantics of the automata.

Strongly non-zeno TAs are known to be determinisable. For instance, [6] gives a symbolic procedure based on game and region construction. We can easily modify the procedure to implement the TIOTS determinisation defined in Section 2, giving rise to the new procedure $DET(\mathcal{P})$ on TIOA \mathcal{P} .

On deterministic TIOAs, we can implement both \top - and \perp - backpropagation procedures by fixpoint calculation on top of constraint backpropagation, denoted as $BP(\mathcal{P}, \top)$ and $BP(\mathcal{P}, \perp)$ resp.

With such transformations on TIOAs, all the operators in theory I and II become definable on TIOAs from the \prod_{\otimes} operators on TIOAs.

Appendix B. Declarative Theory of Contracts

We now present a timed-trace characterisation of our compositional specification theory. For this purpose we adopt the *contract* framework promoted in [3], which has the advantage of explicitly separating *assumptions* from *guarantees*.

Given any TIOTS $\mathcal{P} = \langle I, O, S, s^0, \rightarrow \rangle$, three sets of traces can be extracted from $((\mathcal{P}^\perp)^\top)^D$:

- TP a set of timed traces leading to plain states
- TE a set of timed traces leading to the error state \perp
- TM a set of timed traces leading to the magic state \top .

TE and TM are extension-closed due to the chaotic nature of \top and \perp , while TP is prefix-closed. Since $TE \cup TP \cup TM$ is the full set of timed traces (i.e. tA^*), we need only two of the trace sets to characterise \mathcal{P} .

In the system-environment interaction (as explained in our timed game framework), TE is the set of behaviours which the environment tries to steer the interaction away from, whereas TM is the set of behaviours which the component tries to steer away from. Thus, TE characterises the assumptions required on the environment while TM characterising the guarantees provided by the system.

A *contract* based on TE and TM defines the semantics of \mathcal{P} , characterising the congruence \simeq [10].

Definition 7 (Contract). *A contract is a tuple (I, O, AS, GR) , where AS and GR are two disjoint extension-closed trace sets. The contract of \mathcal{P} is defined as $\mathcal{TT}(\mathcal{P}) := (I, O, TE, TM)$.*

When \mathcal{P} is a specification (including the unrealisable specification²⁸), \overline{GR} in $\mathcal{TT}(\mathcal{P})$ is *I-receptive*. We say a trace set TT is *I-receptive* iff, for each $tt \in TT$, we have 1) $tt \frown \langle e \rangle \in TT$ for all $e \in I$ and 2) $tt \frown \langle d \rangle \notin TT$ for some $d \in \mathbb{R}^{>0}$ implies there exists $w \in tO^*$ s.t. $tt \frown w \in TT$ and $l(w) < d$.

When \mathcal{P} is a normalised specification (including the inconsistent specification²⁹), we have furthermore that \overline{AS} in $\mathcal{TT}(\mathcal{P})$ is *O-receptive*. We say a

²⁸When \mathcal{P} is the unrealisable specification, i.e. the \top -TIOTS, \overline{GR} is empty.

²⁹When \mathcal{P} is the inconsistent specification, i.e. the \perp -TIOTS, \overline{AS} is empty.

trace set TT is O -receptive iff, for each $tt \in TT$, we have 1) $tt \hat{\ } \langle e \rangle \in TT$ for all $e \in O$ and 2) $tt \hat{\ } \langle d \rangle \notin TT$ for some $d \in \mathbb{R}^{>0}$ implies there exists $w \in tI^*$ s.t. $tt \hat{\ } w \in TT$ and $l(w) < d$.

Given a TIOTS \mathcal{P} , the realisation of \mathcal{P} , i.e. \mathcal{P}^R , can be implemented by \top -backpropagation on contracts:

Definition 8 (Realisation). *Given a contract (I, O, AS, GR) , we define $(I, O, AS, GR)^R = (I, O, AS \setminus GR^R, GR^R)$, where GR^R is the least extension-closed superset of GR s.t. no $tt \in tA^*$ is an auto- \top or semi- \top w.r.t. GR^R .*

We say a trace $tt \in tA^*$ is an *auto- \top* w.r.t. TT iff $tt \notin TT$ and $tt \hat{\ } \langle e \rangle \in TT$ for some $e \in I$. A trace $tt \in tA^*$ is an *semi- \top* w.r.t. TT iff $tt \notin TT$ and there exists some $d \in \mathbb{R}^{>0}$ s.t. $tt \hat{\ } \langle d \rangle \in TT$ and $tt \hat{\ } \langle d_0, e \rangle \in TT$ for all $0 \leq d_0 < d$ and $e \in O$. It is easy to verify $\overline{GR^R}$ is I -receptive and $\mathcal{TT}(\mathcal{P})^R = \mathcal{TT}(\mathcal{P}^R)$.

Given a specification \mathcal{P} , the normalisation of \mathcal{P} , i.e. \mathcal{P}^N , can be also implemented by \perp -backpropagation on contracts:

Definition 9 (Normalisation). *Given a contract (I, O, AS, GR) with I -receptive \overline{GR} , we define $(I, O, AS, GR)^N = (I, O, AS^N, GR \setminus AS^N)$, where AS^N is the least extension-closed superset of AS s.t. no $tt \in tA^*$ is an auto- \perp or semi- \perp w.r.t. AS^N .*

A trace $tt \in tA^*$ is an *auto- \perp* w.r.t. TT iff $tt \hat{\ } \langle e \rangle \in TT$ for some $e \in O$. A trace $tt \in tA^*$ is a *semi- \perp* iff there exists some $d \in \mathbb{R}^{>0}$ s.t. $tt \hat{\ } \langle d \rangle \in TT$ and $tt \hat{\ } \langle d_0, e \rangle \in TT$ for all $0 \leq d_0 < d$ and $e \in I$. It is easy to verify that $\overline{AS^N}$ is O -receptive and $\mathcal{TT}(\mathcal{P})^N = \mathcal{TT}(\mathcal{P}^N)$.

A coarsening of contracts gives a characterisation of \simeq_r , which says \mathcal{P} is an refinement of \mathcal{Q} iff \mathcal{P} has less assumption and more guarantee than \mathcal{Q} .

Definition 10 (Realisable contract). *A contract (I, O, AS, GR) is a realisable contract iff \overline{AS} is O -receptive and \overline{GR} is I -receptive. The realisable contract of a specification \mathcal{P} is defined as $\mathcal{CT}(\mathcal{P}) := \mathcal{TT}(\mathcal{P})^N$.*

Theorem 6. *For specifications \mathcal{P}_0 and \mathcal{P}_1 with realisable contracts (I, O, AS_0, GR_0) and (I, O, AS_1, GR_1) respectively, $\mathcal{P}_0 \sqsubseteq_r \mathcal{P}_1$ iff $AS_1 \subseteq AS_0$ and $GR_0 \subseteq GR_1$.*

Given two specifications \mathcal{P}_i for $i \in \{0, 1\}$ and $\bar{i} = 1 - i$ s.t. $\mathcal{CT}(\mathcal{P}_i) = (I, O, AS_i, GR_i)$, we define the parallel, disjunction, conjunction and quotient operations on realisable contracts. The core part of the operations is based on the patterns originally discovered by [15, 21]. The specialisation required for the timed theory to work lies in the application of closure conditions like normalisation and realisation.

We first define the alphabet enlargement operation on realisable contracts before carrying on defining the major operators.

Alphabet enlargement. Given a set Δ of actions disjoint from $I \cup O$, we define $(I, O, AS, GR)^\Delta := (I \cup \Delta, O, AS^\Delta, GR^\Delta)$, where $TT^\Delta := \{tt : (tA \cup \Delta)^* \mid tt \upharpoonright tA \in TT\} \cdot (tA \cup \Delta)^*$.

Parallel composition and disjunction.

Proposition 4. *If specifications \mathcal{P}_0 and \mathcal{P}_1 are \parallel -composable, then $\mathcal{CT}(\mathcal{P}_0 \parallel \mathcal{P}_1) = (I, O, (AS_0^{\Delta_0} \cup AS_1^{\Delta_1}) \setminus (GR_0^{\Delta_0} \cup GR_1^{\Delta_1}), GR_0^{\Delta_0} \cup GR_1^{\Delta_1})^N$, where $I = (I_0 \cup I_1) \setminus O$, $O = O_0 \cup O_1$, $\Delta_0 = A_1 \setminus A_0$ and $\Delta_1 = A_0 \setminus A_1$.*

Intuitively, the above says that the guarantee of the parallel composition is the combined guarantees provided by the components while the assumption of the parallel composition is the combined assumptions of the components minus those that have been fulfilled by their guarantees.

Proposition 5. *If specifications \mathcal{P}_0 and \mathcal{P}_1 are \vee -composable, then $\mathcal{CT}(\mathcal{P}_0 \vee \mathcal{P}_1) = (I, O, AS_0 \cup AS_1, GR_0 \cap GR_1)^N$, where $I = I_0 = I_1$ and $O = O_0 = O_1$.*

That is, disjunction unions assumptions and intersects guarantees.

Conjunction and quotient.

Proposition 6. *If \mathcal{P}_0 and \mathcal{P}_1 are \wedge -composable, then $\mathcal{CT}(\mathcal{P}_0 \wedge \mathcal{P}_1) = (I, O, AS_0 \cap AS_1, GR_0 \cup GR_1)^R$, where $I = I_0 = I_1$ and $O = O_0 = O_1$.*

Proposition 7. *If specification \mathcal{P}_0 dominates specification \mathcal{P}_1 , then $\mathcal{CT}(\mathcal{P}_0 \% \mathcal{P}_1) = (I, O, AS_0 \cup GR_1^{\Delta_1}, (GR_0 \setminus GR_1^{\Delta_1}) \cup (AS_1^{\Delta_1} \setminus AS_0))^R$, where $I = I_0 \cup O_1$, $O = O_0 \setminus O_1$ and $\Delta_1 = A_0 \setminus A_1$.*

Intuitively the above says that the quotient assumes the \mathcal{P}_0 -assumption combined with the \mathcal{P}_1 -guarantee and it guarantees 1) the \mathcal{P}_0 -guarantee not covered by \mathcal{P}_1 -guarantee as well as 2) the \mathcal{P}_1 -assumption missing from \mathcal{P}_0 -assumption.

Mirror. The operation is straightforward, which simply exchanges assumption and guarantee.

Proposition 8. $CT(\mathcal{P}^-) = (O, I, GR, AS)$.

Contract. The terminology of contract was coined by Meyer and Back. The meta-theory of contract dates back to the trace theory of [15], esp. one of its abstract reformulation by [21]. Both work draws upon earlier ideas from asynchronous circuit verification.

References

- [1] Eugene Asarin, Oded Maler, Amir Pnueli, and Joseph Sifakis. Controller synthesis for timed automata. In *Proc. IFAC Symposium on System Structure and Control*. Elsevier, 1998.
- [2] Christel Baier and Joost-Pieter Katoen. *Principles of model checking*. MIT Press, 2008.
- [3] Albert Benveniste, Benot Caillaud, Dejan Nickovic, Roberto Passerone, Jean-Baptiste Raclet, Philipp Reinkemeier, Alberto Sangiovanni-Vincentelli, Werner Damm, Tom Henzinger, and Kim Larsen. Contracts for systems design. Technical Report RR-8147, S4 team, INRIA, November, 2012.
- [4] Jasper Berendsen and Frits W. Vaandrager. Compositional abstraction in real-time model checking. In *FORMATS*, volume 5215 of *LNCS*, pages 233–249. Springer, 2008.
- [5] Nathalie Bertrand, Axel Legay, Sophie Pinchinat, and Jean-Baptiste Raclet. A compositional approach on modal specifications for timed systems. In *ICFEM*, volume 5885 of *LNCS*, pages 679–697. Springer, 2009.
- [6] Nathalie Bertrand, Amelie Stainer, Thierry Jeron, and Moez Krichen. A game approach to determinize timed automata. In *FOSSACS*, volume 6604 of *Lecture Notes in Computer Science*, pages 245–259. Springer, 2011.

- [7] Franck Cassez, Alexandre David, Emmanuel Fleury, Kim Guldstrand Larsen, and Didier Lime. Efficient on-the-fly algorithms for the analysis of timed games. In *CONCUR*, volume 3653 of *Lecture Notes in Computer Science*. Springer, 2005.
- [8] Karlis Cerans, Jens Chr. Godskesen, and Kim Guldstrand Larsen. Timed modal specification - theory and tools. In *CAV*, pages 253–267, 1993.
- [9] Taolue Chen, Chris Chilton, Bengt Jonsson, and Marta Kwiatkowska. A compositional specification theory for component behaviours. In *ESOP’12*, volume 7211 of *LNCS*, pages 148–168. Springer-Verlag, 2012.
- [10] Chris Chilton, Marta Kwiatkowska, and Xu Wang. Revisiting timed specification theories: A linear-time perspective. *FORMATS’12 (A full version appears as the OUCL technical report CS-RR-12-04 available at <http://www.cs.ox.ac.uk/files/4837/CS-RR-12-04.pdf>)*, 2012.
- [11] Alexandre David, Kim G. Larsen, Axel Legay, Ulrik Nyman, and Andrzej Wasowski. Timed I/O automata: a complete specification theory for real-time systems. In *HSCC ’10*, pages 91–100. ACM, 2010.
- [12] Alexandre David, Kim Guldstrand Larsen, Axel Legay, Ulrik Nyman, and Andrzej Wasowski. Ecdar: An environment for compositional design and analysis of real time systems. In *ATVA*, volume 6252 of *LNCS*, pages 365–370. Springer, 2010.
- [13] Luca de Alfaro, Marco Faella, Thomas A. Henzinger, Rupak Majumdar, and Mariëlle Stoelinga. The element of surprise in timed games. In *CONCUR*, volume 2761 of *Lecture Notes in Computer Science*, pages 142–156. Springer, 2003.
- [14] Luca de Alfaro, Thomas A. Henzinger, and Mariëlle Stoelinga. Timed interfaces. In *EMSOFT’02*, volume 2491 of *LNCS*, pages 108–122. Springer-Verlag, 2002.
- [15] David L. Dill. *Trace theory for automatic hierarchical verification of speed-independent circuits*. ACM distinguished dissertations. MIT Press, 1989.

- [16] Emmanuel Filiot, Naiyong Jin, and Jean-Francois Raskin. Compositional algorithms for ltl synthesis. In *ATVA*, volume 6252 of *Lecture Notes in Computer Science*. Springer, 2010.
- [17] Dilsun Kirli Kaynar, Nancy A. Lynch, Roberto Segala, and Frits W. Vaandrager. Timed I/O Automata: A mathematical framework for modeling and analyzing real-time systems. In *RTSS*, 2003.
- [18] I. Lee, J.Y.T. Leung, and S.H. Song. *Handbook of Real-Time and Embedded Systems*. Chapman, 2007.
- [19] W. Lim. Design methodology for stoppable clock systems. *Computers and Digital Techniques, IEE Proceedings E*, 133(1):65–72, january 1986.
- [20] S.W. Moore, G.S. Taylor, P.A. Cunningham, R.D. Mullins, and P. Robinson. Using stoppable clocks to safely interface asynchronous and synchronous subsystems. In *AINT (Asynchronous INterfaces) Workshop*, Delft, Netherlands, 2000.
- [21] Radu Negulescu. Process spaces. In *CONCUR*, volume 1877 of *Lecture Notes in Computer Science*, pages 199–213. Springer, 2000.
- [22] Lothar Thiele, Ernesto Wandeler, and Nikolay Stoimenov. Real-time interfaces for composing real-time systems. In *EMSOFT*, 2006.
- [23] Tom Verhoeff. *A Theory of Delay-Insensitive Systems*. PhD thesis, Dept. of Math. and C.S., Eindhoven Univ. of Technology, May 1994.
- [24] Xu Wang. Maximal Confluent Processes. In *Petri Nets’12*, volume 7347 of *LNCS*. Springer-Verlag, 2012.
- [25] Xu Wang and Marta Z. Kwiatkowska. On process-algebraic verification of asynchronous circuits. *Fundam. Inform.*, 80(1-3):283–310, 2007.